- 您现在的位置：买卖IC网 > PDF目录10239 > AD7714YRZ-REEL (Analog Devices Inc)IC ADC 24BIT SIGMA-DELTA 24SOIC PDF资料下载
参数资料
| 型号： | AD7714YRZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/40页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT SIGMA-DELTA 24SOIC |
| 标准包装： | 1,000 |
| 位数： | 24 |
| 采样率（每秒）： | 1k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 7mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 3 个差分，单极；3 个差分，双极；5 个伪差分，单极；5 个伪差分，双极 |
| 配用： | EVAL-AD7714-3EBZ-ND - BOARD EVAL FOR AD7714 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD7714
REV. C
–18–
Test Register (RS2–RS0 = 1, 0, 0)
The part contains a Test Register which is used in testing the device. The user is advised not to change the status of any of the bits in this
register from the default (Power-On or RESET) status of all 0s as the part will be placed in one of its test modes and will not operate cor-
rectly. If the part enters one of its test modes, exercising
RESET will exit the part from the mode. An alternative scheme for getting the
part out of one of its test modes, is to reset the interface by writing 32 successive 1s to the part and then write all 0s to the Test Register.
Data Register (RS2–RS0 = 1, 0, 1)
The Data Register on the part is a read-only register which contains the most up-to-date conversion result from the AD7714. The
register can be programmed to be either 16-bits or 24-bits wide, determined by the status of the WL bit of the Mode Register. If the
Communications Register data sets up the part for a write operation to this register, a write operation must actually take place in
order to return the part to where it is expecting a write operation to the Communications Register (the default state of the interface).
However, the 16 or 24 bits of data written to the part will be ignored by the AD7714.
Zero-Scale Calibration Register (RS2–RS0 = 1, 1, 0); Power On/Reset Status: 1F4000 Hex
The AD7714 contains three zero-scale calibration registers, labelled Zero-Scale Calibration Register 0 to Zero Scale Calibration
Register 2. The three registers are totally independent of each other such that in fully differential mode there is a zero-scale register
for each of the input channels. Each of these registers is a 24-bit read/write register and, when writing to the registers, 24 bits must be
written; otherwise no data will be transferred to the register. The register is used in conjunction with the associated full-scale calibra-
tion register to form a register pair. These register pairs are associated with input channel pairs as outlined in Table VII.
While the part is set up to allow access to these registers over the digital interface, the part itself no longer has access to the register
coefficients to correctly scale the output data. As a result, there is a possibility that after accessing the calibration registers (either read
or write operation) the first output data read from the part may contain incorrect data. In addition, a read or write operation to the
calibration register should not be attempted while a calibration is in progress. These eventualities can be avoided by taking either the
SYNC input low or the FSYNC bit of the Mode Register high before the calibration register operation and taking them either high or
low respectively after the operation is complete.
Full-Scale Calibration Register (RS2–RS0 = 1, 1, 1); Power On/Reset Status: 5761AB Hex
The AD7714 contains three full-scale calibration registers, labelled Full-Scale Calibration Register 0 to Full-Scale Calibration Regis-
ter 2. The three registers are totally independent of each other such that in fully differential mode there is a full-scale register for each
of the input channels. Each of these registers is a 24-bit read/write register and, when writing to the registers, 24 bits must be written,
otherwise no data will be transferred to the register. The register is used in conjunction with the associated zero-scale calibration
register to form a register pair. These register pairs are associated with input channel pairs as outlined in Table VII.
While the part is set up to allow access to these registers over the digital interface, the part itself no longer has access to the coeffi-
cients to correctly scale the output data. As a result, there is a possibility that after accessing the calibration registers (either read or
write operation) the first output data read from the part may contain incorrect data. In addition, a read or write operation to the
calibration register should not be attempted while a calibration is in progress. These eventualities can be avoided by taking either the
SYNC input low or the FSYNC bit of the Mode Register high before the calibration register operation and taking them either high or
low respectively after the operation is complete.
CALIBRATION OPERATIONS
The AD7714 contains a number of calibration options as outlined previously. Table XI summarizes the calibration types, the opera-
tions involved and the duration of the operations. There are two methods of determining the end of calibration. The first is to moni-
tor when
DRDY returns low at the end of the sequence. DRDY not only indicates when the sequence is complete but also that the
part has a valid new sample in its data register. This valid new sample is the result of a normal conversion which follows the calibra-
tion sequence. The second method of determining when calibration is complete is to monitor the MD2, MD1 and MD0 bits of the
Mode Register. When these bits return to 0, 0, 0 following a calibration command, it indicates that the calibration sequence is com-
plete. This method does not give any indication of there being a valid new result in the data register. However, it gives an earlier
indication that calibration is complete than
DRDY. The time to when the Mode Bits (MD2, MD1 and MD0) return to 0, 0, 0
represents the duration of the calibration. The sequence to when
DRDY goes low also includes a normal conversion and a pipeline
delay, tP (2000
× t
CLK IN), to correctly scale the results of this first conversion. The time for both methods is given in the table.
Table XI. Calibration Operations
Calibration Type
MD2, MD1, MD0
Calibration Sequence
Duration to Mode Bits
Duration to
DRDY
Self Calibration
0, 0, 1
Internal ZS Cal @ Selected Gain +
6
× 1/Output Rate
9
× 1/Output Rate + t
p
Internal FS Cal @ Selected Gain
ZS System Calibration
0, 1, 0
ZS Cal on AIN @ Selected Gain
3
× 1/Output Rate
4
× 1/Output Rate + t
P
FS System Calibration
0, 1, 1
FS Cal on AIN @ Selected Gain
3
× 1/Output Rate
4
× 1/Output Rate + t
P
System-Offset Calibration
1, 0, 0
ZS Cal on AIN @ Selected Gain +
6
× 1/Output Rate
9
× 1/Output Rate + t
P
Internal FS Cal @ Selected Gain
Background Calibration
1, 0, 1
Internal ZS Cal @ Selected Gain +
Bits Not Reset
6
× 1/Output Rate
Normal Conversion
ZS Self Calibration
1, 1, 0
Internal ZS Cal @ Selected Gain
3
× 1/Output Rate
6
× 1/Output Rate + t
P
FS Self Calibration
1, 1, 1
Internal FS Cal @ Selected Gain
3
× 1/Output Rate
6
× 1/Output Rate + t
P
相关PDF资料 |
PDF描述 |
|---|---|
| VI-23B-CU-F3 | CONVERTER MOD DC/DC 95V 200W |
| VI-B7Z-MW | CONVERTER MOD DC/DC 2V 40W |
| VE-B2V-MW-F3 | CONVERTER MOD DC/DC 5.8V 100W |
| VI-23B-CU-F2 | CONVERTER MOD DC/DC 95V 200W |
| VI-234-IW-S | CONVERTER MOD DC/DC 48V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7714YRZ-REEL7 | 功能描述:IC ADC 24BIT SIGMA-DELTA 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7715 | 制造商:AD 制造商全称:Analog Devices 功能描述:3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715_10 | 制造商:AD 制造商全称:Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC |
| AD7715-5EB | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。