- 您现在的位置：买卖IC网 > PDF目录10239 > AD7714YRZ-REEL (Analog Devices Inc)IC ADC 24BIT SIGMA-DELTA 24SOIC PDF资料下载
参数资料
| 型号： | AD7714YRZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/40页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT SIGMA-DELTA 24SOIC |
| 标准包装： | 1,000 |
| 位数： | 24 |
| 采样率（每秒）： | 1k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 7mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 3 个差分，单极；3 个差分，双极；5 个伪差分，单极；5 个伪差分，双极 |
| 配用： | EVAL-AD7714-3EBZ-ND - BOARD EVAL FOR AD7714 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD7714
REV. C
–20–
ANALOG INPUT
Analog Input Ranges
The AD7714 contains six analog input pins (labelled AIN1 to
AIN6) which can be configured as either three fully differential
input channels or five pseudo-differential input channels. Bits
CH0, CH1 and CH2 of the Communications Register configure
the analog input arrangement and the channel selection is as
outlined previously in Table VII. The input pairs (either differ-
ential or pseudo-differential) provide programmable-gain, input
channels which can handle either unipolar or bipolar input
signals. It should be noted that the bipolar input signals are
referenced to the respective AIN(–) input of the input pair.
In unbuffered mode, the common-mode range of these inputs is
from AGND to AVDD provided that the absolute value of the analog
input voltage lies between AGND – 30 mV and AVDD + 30 mV.
This means that in unbuffered mode the part can handle both
unipolar and bipolar input ranges for all gains. In buffered
mode, the analog inputs can handle much larger source imped-
ances, but the absolute input voltage range is restricted to be-
tween AGND + 50 mV to AVDD – 1.5 V which also places
restrictions on the common-mode range. This means that in
buffered mode there are some restrictions on the allowable gains
for bipolar input ranges. Care must be taken in setting up the
common-mode voltage and input voltage range so that the
above limits are not exceeded, otherwise there will be a degrada-
tion in linearity performance.
In unbuffered mode, the analog inputs look directly into the
7 pF input sampling capacitor, CSAMP. The dc input leakage
current in this unbuffered mode is 1 nA maximum. As a result,
the analog inputs see a dynamic load which is switched at the
input sample rate (see Figure 3). This sample rate depends on
master clock frequency and selected gain. CSAMP is charged to
AIN(+) and discharged to AIN(–) every input sample cycle.
The effective on-resistance of the switch, RSW, is typically 7 k
.
CSAMP must be charged through RSW and through any external
source impedances every input sample cycle. Therefore, in unbuf-
fered mode, source impedances mean a longer charge time for
CSAMP and this may result in gain errors on the part. Table XII
shows the allowable external resistance/capacitance values, for
unbuffered mode, such that no gain error to the 16-bit level is
introduced on the part. Table XIII shows the allowable external
resistance/capacitance values, once again for unbuffered mode,
such that no gain error to the 20-bit level is introduced.
Table XII. External R, C Combination for No 16-Bit Gain
Error (Unbuffered Mode Only)
Gain
External Capacitance (pF)
0
50
100
500
1000
5000
1
368 k
90.6 k 54.2 k 14.6 k 8.2 k
2.2 k
2
177.2 k
44.2 k 26.4 k 7.2 k
4 k
1.12 k
4
82.8 k
21.2 k 12.6 k 3.4 k
1.94 k
540
8–128
35.2 k
9.6 k
5.8 k
1.58 k
880
240
Table XIII. External R, C Combination for No 20-Bit Gain
Error (Unbuffered Mode Only)
Gain
External Capacitance (pF)
0
50
100
500
1000
5000
1
290 k
69 k
40.8 k
10.4 k 5.6 k 1.4 k
2
141 k
33.8 k
20 k
5 k
2.8 k
700
4
63.6 k
16 k
9.6 k
2.4 k
1.34 k
340
8–128
26.8 k
7.2 k
4.4 k
1.1 k
600
160
In buffered mode, the analog inputs look into the high impedance
inputs stage of the on-chip buffer amplifier. CSAMP is charged via
this buffer amplifier such that source impedances do not affect
the charging of CSAMP. This buffer amplifier has an offset leak-
age current of 1 nA. In this buffered mode, large source imped-
ances result in a dc offset voltage developed across the source
impedance but not in a gain error.
Input Sample Rate
The modulator sample frequency for the AD7714 remains at
fCLK IN/128 (19.2 kHz @ fCLK IN = 2.4576 MHz) regardless of
the selected gain. However, gains greater than 1 are achieved
by a combination of multiple input samples per modulator cycle
and a scaling of the ratio of reference capacitor to input capaci-
tor. As a result of the multiple sampling, the input sample rate
of the device varies with the selected gain (see Table XIV). In
buffered mode, the input is buffered before the input sampling
capacitor. In unbuffered mode, where the analog input looks
directly into the sampling capacitor, the effective input imped-
ance is 1/CSAMP × fS where CSAMP is the input sampling capaci-
tance and fS is the input sample rate.
RSW (7k
TYP)
HIGH
IMPEDANCE
>1G
CSAMP
(7pF )
VBIAS
SWITCHING FREQUENCY DEPENDS ON
fCLKIN AND SELECTED GAIN
AIN(+)
AIN(–)
Figure 3. Unbuffered Analog Input Structure
相关PDF资料 |
PDF描述 |
|---|---|
| VI-23B-CU-F3 | CONVERTER MOD DC/DC 95V 200W |
| VI-B7Z-MW | CONVERTER MOD DC/DC 2V 40W |
| VE-B2V-MW-F3 | CONVERTER MOD DC/DC 5.8V 100W |
| VI-23B-CU-F2 | CONVERTER MOD DC/DC 95V 200W |
| VI-234-IW-S | CONVERTER MOD DC/DC 48V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7714YRZ-REEL7 | 功能描述:IC ADC 24BIT SIGMA-DELTA 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7715 | 制造商:AD 制造商全称:Analog Devices 功能描述:3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715_10 | 制造商:AD 制造商全称:Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC |
| AD7715-5EB | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。