参数资料
型号: AD7795BRUZ-REEL
厂商: Analog Devices Inc
文件页数: 37/37页
文件大小: 0K
描述: IC ADC 16BIT 6CH LOW-PWR 24TSSOP
标准包装: 2,500
位数: 16
采样率(每秒): 470
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 2.5mW
电压电源: 模拟和数字
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 24-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 24-TSSOP
包装: 带卷 (TR)
输入数目和类型: 6 个差分,单极;6 个差分,双极
AD7794/AD7795
Rev. D | Page 8 of 36
TIMING CHARACTERISTICS
AVDD = 2.7 V to 5.25 V, DVDD = 2.7 V to 5.25 V, GND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DVDD, unless otherwise noted.
Table 2.
Parameter1, 2
Limit at TMIN, TMAX (B Version)
Unit
Conditions/Comments
t3
100
ns min
SCLK high pulse width
t4
100
ns min
SCLK low pulse width
Read Operation
t1
0
ns min
CS falling edge to DOUT/RDY active time
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
t23
0
ns min
SCLK active edge to data valid delay4
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
10
ns min
Bus relinquish time after CS inactive edge
80
ns max
t6
0
ns min
SCLK inactive edge to CS inactive edge
t7
10
ns min
SCLK inactive edge to DOUT/RDY high
Write Operation
t8
0
ns min
CS falling edge to SCLK active edge setup time4
t9
30
ns min
Data valid to SCLK edge setup time
t10
25
ns min
Data valid to SCLK edge hold time
t11
0
ns min
CS rising edge to SCLK edge hold time
1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.6 V.
2 See Figure 3 and Figure 4.
3 These numbers are measured with the load circuit shown in Figure 2 and defined as the time required for the output to cross the VOL or VOH limits.
4 SCLK active edge is falling edge of SCLK.
5 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit shown in Figure 2. The measured number
is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the
true bus relinquish times of the part and, therefore, are independent of external bus loading capacitances.
6
RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high,
although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read
only once.
04
85
4-
0
02
ISINK (1.6mA WITH DVDD =5V,
100A WITH DVDD =3V)
ISOURCE (200A WITH DVDD =5V,
100A WITH DVDD =3V)
1.6V
TO
OUTPUT
PIN
50pF
Figure 2. Load Circuit for Timing Characterization
相关PDF资料
PDF描述
14292-20PG-300 CONN RCPT 20POS PNL MNT PIN
MS27466T15F5SC CONN RCPT 5POS WALL MT W/SCKT
CXC3102A14S2S CONN RCPT 4POS PNL MNT SKT
VE-BNX-IW-B1 CONVERTER MOD DC/DC 5.2V 100W
AD9281ARSRL IC ADC 8BIT DUAL CMOS 28-SSOP
相关代理商/技术参数
参数描述
AD7795BRUZ-REEL1 制造商:AD 制造商全称:Analog Devices 功能描述:6-Channel, Low Noise, Low Power, 24-/16-Bit ?£-?? ADC with On-Chip In-Amp and Reference
AD7796 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power, 16-/24-Bit Sigma-Delta ADC for Bridge Sensors
AD7796BRUZ 功能描述:IC ADC 16BIT SIG-DEL 1CH 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率(每秒):1M 数据接口:串行,SPI? 转换器数目:1 功率耗散(最大):- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘(4x4) 包装:Digi-Reel® 输入数目和类型:8 个单端,单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6
AD7796BRUZ-REEL 功能描述:IC ADC 16BIT SIG-DEL 1CH 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率(每秒):15 数据接口:MICROWIRE?,串行,SPI? 转换器数目:1 功率耗散(最大):480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN(5x7) 包装:带卷 (TR) 输入数目和类型:16 个单端,双极;8 个差分,双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7797 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power, 16-/24-Bit Sigma-Delta ADC for Bridge Sensors