参数资料
| 型号： | AD9042ASTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 7/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 41MSPS 44-TQFP |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 41M |
| 数据接口： | 并联 |
| 转换器数目： | 3 |
| 功率耗散（最大）： | 735mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LQFP |
| 供应商设备封装： | 44-LQFP（10x10） |
| 包装： | 托盘 |
| 输入数目和类型： | 1 个单端，双极 |
| 产品目录页面： | 780 (CN2011-ZH PDF) |
AD9042
Rev. B | Page 15 of 24
OUTPUT LOADING
When calculating the proper termination resistor, note that the
external load resistor is in parallel with the AD9042 analog
input resistance, 250 Ω. The external resistor value can be
calculated from the following equation:
Care must be taken when designing the data receivers for the
AD9042. It is recommended that the digital outputs drive a
series resistor of 499 Ω followed by a CMOS gate such as the
74AC574. To minimize capacitive loading, there should be only
one gate on each output pin. The digital outputs of the AD9042
have a unique constant slew rate output stage. The output slew
rate is about 1 V/ns independent of output loading. A typical
CMOS gate combined with PCB trace and through hole has a
load of approximately 10 pF. Therefore, as each bit switches, 10 mA
of dynamic current per bit flows in or out of the device. A full-
scale transition can cause up to 120 mA (12 bits × 10 mA/bit) of
current to flow through the digital output stage. The series
resistor minimizes the output currents that can flow in the
output stage. These switching currents are confined between
ground and the DVCC pin. Standard TTL gates should be
avoided because they can appreciably add to the dynamic
switching currents of the AD9042.
250
1
=
Z
R
T
where Z is desired impedance.
A dc-coupled input configuration (shown in Figure 35) is
limited by the drive amplifier performance. The on-chip
reference of the AD9042 is buffered using the OP279 dual, rail-
to-rail operational amplifier. The resulting voltage is combined
with the analog source using an AD9631. Pending improvements
in drive amplifiers, this dc-coupled approach is limited to ~75 dB
to 80 dB of dynamic performance depending on which drive
SIGNAL
SOURCE
0pF
TO
50pF
AD9631
50
0.1F
AD9042
AIN
VOFFSET
VREF
200
114
49.9
OP279
(1/2)
OP279
(1/2)
571
1k
79
21
00
55
4-
04
1
×
ns
V
pF
1
10
LAYOUT INFORMATION
The pinout of the AD9042 facilitates ease of use and the
implementation of high frequency/high resolution design
practices. All of the digital outputs are on one side of the
package, and all of the inputs are on the other sides of the
package. It is highly recommended that high quality ceramic
chip capacitors be used to decouple each supply pin to ground
directly at the device. Depending on the configuration used for
the encode and analog inputs, one or more capacitors are
required on those input pins. The capacitors used on the
ENCODE and VREF pins must be low inductance chip capacitors
as noted previously.
Figure 35. DC-Coupled Analog Input Circuit
POWER SUPPLIES
Care should be taken when selecting a power source. Linear
supplies are strongly recommended because switching supplies
tend to have radiated components that may be received by the
AD9042. Each of the power supply pins should be decoupled as
close to the package as possible using 0.1 μF chip capacitors.
The AD9042 has separate digital and analog 5 V pins. The AVCC
pins are the analog supply pins, and the DVCC pins are the
digital supply pins. Although analog and digital supplies may
be tied together, best performance is achieved when the supplies
are separate. This is because the fast digital output swings can
couple switching noise back into the analog supplies. Note that
AVCC must be held within 5% of 5 V.
Although a multilayer board is recommended, it is not required
to achieve good results. Care should be taken when placing the
digital output runs. Because the digital outputs have such a high
slew rate, the capacitive loading on the digital outputs should be
minimized. Circuit traces for the digital outputs should be kept
short and connected directly to the receiving gate (broken only
by the insertion of the series resistor). Logic fanout for each bit
should be one CMOS gate.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9051BRSRL-2V | IC ADC 10BIT 60MSPS 28-SSOP |
| AD9054ABSTZ-200 | IC ADC 8BIT 200MSPS 44-LQFP |
| AD9057BRS-RL40 | IC ADC 8BIT 40MSPS 20-SSOP T/R |
| AD9058AKD | IC ADC 8BIT DUAL 50MSPS 48-CDIP |
| AD9059BRS | IC ADC 8BIT DUAL 60MSPS 28-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9042BD | 制造商:Analog Devices 功能描述:- Bulk |
| AD9042CHIPS | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit, 41 MSPS Monolithic A/D Converter |
| AD9042D | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit, 41 MSPS Monolithic A/D Converter |
| AD9042D/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit, 41 MSPS Monolithic A/D Converter |
| AD9042DPCB | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit, 41 MSPS Monolithic A/D Converter |
发布紧急采购，3分钟左右您将得到回复。