参数资料
型号: AD9114BCPZRL7
厂商: Analog Devices Inc
文件页数: 30/52页
文件大小: 0K
描述: IC DAC DUAL 8BIT LO PWR 40LFCSP
产品培训模块: Data Converter Fundamentals
DAC Architectures
标准包装: 750
系列: TxDAC®
位数: 8
数据接口: 串行
转换器数目: 2
电压电源: 模拟和数字
功率耗散(最大): 232mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 40-VFQFN 裸露焊盘,CSP
供应商设备封装: 40-LFCSP-VQ(6x6)
包装: 带卷 (TR)
输出数目和类型: 4 电流,单极
采样率(每秒): 125M
AD9114/AD9115/AD9116/AD9117
Data Sheet
Rev. C | Page 36 of 52
SPI REGISTER DESCRIPTIONS
Reading these registers returns previously written values for all defined register bits, unless otherwise noted.
Table 14.
Register
Address
Bit
Name
Description
SPI Control
0x00
6
LSBFIRST
0 (default): MSB first per SPI standard.
1: LSB first per SPI standard.
Note that the user must always change the LSB/MSB order in single-byte
instructions to avoid erratic behavior due to bit order errors.
5
Reset
Executes software reset of SPI and controllers, reloads default register values,
except Register 0x00.
1: set software reset; write 0 on the next (or any following) cycle to release reset.
4
LNGINS
0 (default): the SPI instruction word uses a 5-bit address.
1: the SPI instruction word uses a 13-bit address.
Power Down
0x01
7
LDOOFF
0 (default): LDO voltage regulator on.
1: turns core LDO voltage regulator off.
6
LDOSTAT
0: indicates that the core LDO voltage regulator is off.
1 (default): indicates that the core LDO voltage regulator is on.
5
PWRDN
0 (default): all analog, digital circuitry and SPI logic are powered on.
1: powers down all analog and digital circuitry, except for SPI logic.
4
Q DACOFF
0 (default): turns on Q DAC output current.
1: turns off Q DAC output current.
3
I DACOFF
0 (default): turns on I DAC output current.
1: turns off I DAC output current.
2
QCLKOFF
0 (default): turns on Q DAC clock.
1: turns off Q DAC clock.
1
ICLKOFF
0 (default): turns on I DAC clock.
1: turns off I DAC clock.
0
EXTREF
0 (default): turns on internal voltage reference.
1: powers down the internal voltage reference (external reference required).
Data Control
0x02
7
TWOS
0 (default): Unsigned binary input data format.
1: twos complement input data format.
5
IFIRST
0: pairing of data—Q first of pair on data input pads.
1(default): pairing of data—I first of pair on data input pads (default).
4
IRISING
0: Q data latched on DCLKIO rising edge.
1(default): I data latched on DCLKIO rising edge (default).
3
SIMULBIT
0 (default): allows simultaneous input and output enable on DCLKIO.
1: disallows simultaneous input and output enable on DCLKIO.
2
DCI_EN
Controls the use of the DCLKIO pad for the data clock input.
0: data clock input disabled.
1(default): data clock input enabled.
1
DCOSGL
Controls the use of the DCLKIO pad for the data clock output.
0 (default): data clock output disabled.
1: data clock output enabled; regular strength driver.
0
DCODBL
Controls the use of the DCLKIO pad for the data clock output.
0 (default): DCODBL data clock output disabled.
1: DCODBL data clock output enabled; paralleled with DCOSGL for 2× drive current.
I DAC Gain
0x03
5:0
I DACGAIN[5:0]
DAC I fine gain adjustment; alters the full-scale current, as shown in Figure 99.
Default IDACGAIN = 0x00.
相关PDF资料
PDF描述
IDT49FCT3805QI IC CLK BUFFER 1:5 100MHZ 20-QSOP
V110A15H400BG2 CONVERTER MOD DC/DC 15V 400W
VI-J6Y-MY CONVERTER MOD DC/DC 3.3V 33W
VI-J0H-MX-B1 CONVERTER MOD DC/DC 52V 75W
VI-J6Y-MX CONVERTER MOD DC/DC 3.3V 49.5W
相关代理商/技术参数
参数描述
AD9114-DPG2-EBZ 功能描述:IC DAC DUAL 8BIT LO PWR 40LFCSP RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:TxDAC® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9114-EBZ 制造商:Analog Devices 功能描述:DUAL 8 BIT LOW POWER CONVERTER - Boxed Product (Development Kits)
AD9115 制造商:AD 制造商全称:Analog Devices 功能描述:Dual, 8-/10-/12-/14-Bit Low Power Digital-to-Analog Converters
AD91151Z 制造商:Analog Devices 功能描述:
AD91154Z 制造商:Analog Devices 功能描述:SCREENED DSP PART - Rail/Tube