- 您现在的位置：买卖IC网 > PDF目录1985 > AD9222ABCPZRL7-65 (Analog Devices Inc)IC ADC 12BIT SRL 65MSPS 64LFCSP PDF资料下载
参数资料
| 型号： | AD9222ABCPZRL7-65 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/60页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT SRL 65MSPS 64LFCSP |
| 标准包装： | 750 |
| 位数： | 12 |
| 采样率（每秒）： | 65M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 8 |
| 功率耗散（最大）： | 950.5mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 16 个单端，单极；8 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
Data Sheet
AD9222
Rev. F | Page 25 of 60
Clock Jitter Considerations
High speed, high resolution ADCs are sensitive to the quality of the
clock input. The degradation in SNR at a given input frequency
(fA) due only to aperture jitter (tJ) can be calculated by
SNR Degradation = 20 × log 10(1/2 × π × fA × tJ)
In this equation, the rms aperture jitter represents the root mean
square of all jitter sources, including the clock input, analog input
signal, and ADC aperture jitter specifications. IF undersampling
applications are particularly sensitive to jitter (see Figure 68).
The clock input should be treated as an analog signal in cases
where aperture jitter may affect the dynamic range of the AD9222.
Power supplies for clock drivers should be separated from the
ADC output driver supplies to avoid modulating the clock signal
with digital noise. Low jitter, crystal-controlled oscillators make
the best clock sources. If the clock is generated from another
type of source (by gating, dividing, or other methods), it should
be retimed by the original clock at the last step.
Refer to the AN-501 Application Note and the AN-756
Application Note for more in-depth information about jitter
performance as it relates to ADCs.
1
10
100
1000
16 BITS
14 BITS
12 BITS
30
40
50
60
70
80
90
100
110
120
130
0.125ps
0.25ps
0.5ps
1.0ps
2.0ps
ANALOG INPUT FREQUENCY (MHz)
10 BITS
8 BITS
RMS CLOCK JITTER REQUIREMENT
S
NR
(
d
B)
05967-
055
Figure 68. Ideal SNR vs. Input Frequency and Jitter
Power Dissipation and Power-Down Mode
As shown in Figure 69, the power dissipated by the AD9222 is
proportional to its sample rate. The digital power dissipation
does not vary much because it is determined primarily by the
DRVDD supply and bias current of the LVDS output drivers.
05967-
057
ENCODE (MSPS)
CURRE
NT
(
A)
10
50
0
0.05
0.10
0.15
0.20
0.25
0.30
0.35
0.40
15
20
25
30
35
40
45
0.500
0.550
0.600
0.650
0.700
0.750
0.800
PO
W
ER
(W
)
TOTAL POWER
AVDD CURRENT
DRVDD CURRENT
Figure 69. Supply Current vs. fSAMPLE for fIN = 10.3 MHz, AD9222- 50
ENCODE (MSPS)
CURRE
NT
(
mA)
10
60
50
20
30
40
700
750
800
850
900
950
PO
W
ER
(m
W
)
TOTAL POWER
AVDD CURRENT
DRVDD CURRENT
0
50
100
150
200
250
300
350
400
450
500
05967-
103
Figure 70. Supply Current vs. fSAMPLE for fIN = 10.3 MHz, AD9222- 65
相关PDF资料 |
PDF描述 |
|---|---|
| AD9224ARSZRL | IC ADC 12BIT 40MSPS 28SSOP |
| AD9225ARS | IC ADC 12BIT 25MSPS 28-SSOP |
| AD9226ASTRL | IC ADC 12BIT 65MSPS 48-LQFP |
| AD9228ABCPZRL7-65 | IC ADC 12BIT SPI/SRL 65M 48LFCSP |
| AD9229ABCPZRL7-65 | IC ADC 12BIT SRL 65MSPS 48LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9222BCPZ-40 | 制造商:Analog Devices 功能描述:Octal ADC Pipelined 40Msps 12-bit Serial 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述: |
| AD9222BCPZ-50 | 制造商:Analog Devices 功能描述:ADC Octal Pipelined 50Msps 12-bit Serial 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:12BIT ADC OCTAL 50MSPS LFCSP-64 |
| AD9222BCPZ-65 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9222BCPZRL7-40 | 制造商:AD 制造商全称:Analog Devices 功能描述:Octal, 12-Bit, 40/50 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9222BCPZRL7-50 | 制造商:Analog Devices 功能描述:ADC Octal Pipelined 50Msps 12-bit Serial 64-Pin LFCSP EP T/R |
发布紧急采购，3分钟左右您将得到回复。