参数资料
型号: AD9222ABCPZRL7-65
厂商: Analog Devices Inc
文件页数: 21/60页
文件大小: 0K
描述: IC ADC 12BIT SRL 65MSPS 64LFCSP
标准包装: 750
位数: 12
采样率(每秒): 65M
数据接口: 串行,SPI?
转换器数目: 8
功率耗散(最大): 950.5mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-VFQFN 裸露焊盘,CSP
供应商设备封装: 64-LFCSP-VQ(9x9)
包装: 带卷 (TR)
输入数目和类型: 16 个单端,单极;8 个差分,单极
AD9222
Data Sheet
Rev. F | Page 28 of 60
500
400
300
200
100
–500
–400
–300
–200
–100
0
–1.0ns
–1.5ns
–0.5ns
0ns
0.5ns
1.0ns
1.5ns
EYE
D
IA
G
R
A
M
VO
L
T
A
G
E
(m
V)
EYE: ALL BITS
ULS: 7591/15591
20
40
60
80
100
140
120
0
–300ps
–200ps
–100ps
0ps
100ps
200ps
300ps
TIE
J
ITTE
R
H
IS
TOGR
A
M
(
H
it
s
)
05967-
105
Figure 76. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths
Greater than 24 Inches on Standard FR-4, AD9222-65
400
300
200
100
–400
–300
–200
–100
0
–0.5ns
0ns
0.5ns
EYE
D
IA
G
R
A
M
VO
L
T
A
G
E
(m
V)
EYE: ALL BITS
ULS: 12072/12072
80
50
10
20
30
40
60
70
0
–150ps
–100ps
–50ps
0ps
50ps
100ps
150ps
TIE
J
ITTE
R
H
IS
TOGR
A
M
(
H
it
s
)
–1.0ns
1.5ns
–1.5ns
1.0ns
05967-
060
Figure 77. Data Eye for LVDS Outputs in ANSI-644 Mode with 100 Termination
on and Trace Lengths Greater than 24 Inches on Standard FR-4, AD9222-50
500
400
300
200
100
–500
–400
–300
–200
–100
0
–1.0ns
–1.5ns
–0.5ns
0ns
0.5ns
1.0ns
1.5ns
EYE
D
IA
G
R
A
M
VO
L
T
A
G
E
(m
V)
EYE: ALL BITS
ULS: 8000/15600
20
40
60
80
100
140
120
0
–200ps
–100ps
0ps
100ps
200ps
300ps
TIE
J
ITTE
R
H
IS
TOGR
A
M
(
H
it
s
)
05967-
104
Figure 78. Data Eye for LVDS Outputs in ANSI-644 Mode with 100 Termination
on and Trace Lengths Greater than 24 Inches on Standard FR-4, AD9222-65
The format of the output data is offset binary by default. An
example of the output coding format can be found in Table 8.
To change the output data format to twos complement, see the
Memory Map section.
Table 8. Digital Output Coding
Code
(VIN + x) (VIN x),
Input Span = 2 V p-p (V)
Digital Output Offset Binary
(D11 ... D0)
4095
+1.00
1111 1111 1111
2048
0.00
1000 0000 0000
2047
0.000488
0111 1111 1111
0
1.00
0000 0000 0000
Data from each ADC is serialized and provided on a separate
channel. The data rate for each serial stream is equal to 12 bits
times the sample clock rate, with a maximum of 780 Mbps
(12 bits × 65 MSPS = 780 Mbps). The lowest typical conversion
rate is 10 MSPS. However, if lower sample rates are required for
a specific application, the PLL can be set up via the SPI to allow
encode rates as low as 5 MSPS. See the Memory Map section to
enable this feature.
相关PDF资料
PDF描述
AD9224ARSZRL IC ADC 12BIT 40MSPS 28SSOP
AD9225ARS IC ADC 12BIT 25MSPS 28-SSOP
AD9226ASTRL IC ADC 12BIT 65MSPS 48-LQFP
AD9228ABCPZRL7-65 IC ADC 12BIT SPI/SRL 65M 48LFCSP
AD9229ABCPZRL7-65 IC ADC 12BIT SRL 65MSPS 48LFCSP
相关代理商/技术参数
参数描述
AD9222BCPZ-40 制造商:Analog Devices 功能描述:Octal ADC Pipelined 40Msps 12-bit Serial 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:
AD9222BCPZ-50 制造商:Analog Devices 功能描述:ADC Octal Pipelined 50Msps 12-bit Serial 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:12BIT ADC OCTAL 50MSPS LFCSP-64
AD9222BCPZ-65 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9222BCPZRL7-40 制造商:AD 制造商全称:Analog Devices 功能描述:Octal, 12-Bit, 40/50 MSPS Serial LVDS 1.8 V A/D Converter
AD9222BCPZRL7-50 制造商:Analog Devices 功能描述:ADC Octal Pipelined 50Msps 12-bit Serial 64-Pin LFCSP EP T/R