- 您现在的位置：买卖IC网 > PDF目录10097 > AD9226ARSZ (Analog Devices Inc)IC ADC 12BIT 65MSPS 28-SSOP PDF资料下载
参数资料
| 型号： | AD9226ARSZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 6/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 65MSPS 28-SSOP |
| 产品培训模块： | ADC Applications ADC Architectures ADC DC/AC Performance |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 65M |
| 数据接口： | 并联 |
| 转换器数目： | 3 |
| 功率耗散（最大）： | 475mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 28-SSOP |
| 包装： | 管件 |
| 输入数目和类型： | 2 个单端，单极；1 个差分，单极 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
REV. B
AD9226
–14–
THEORY OF OPERATION
The AD9226 is a high-performance, single-supply 12-bit ADC.
The analog input of the AD9226 is very flexible allowing for both
single-ended or differential inputs of varying amplitudes that can
be ac- or dc-coupled.
It utilizes a nine-stage pipeline architecture with a wideband,
sample-and-hold amplifier (SHA) implemented on a cost-
effective CMOS process. A patented structure is used in the
SHA to greatly improve high frequency SFDR/distortion. This
also improves performance in IF undersampling applications.
Each stage of the pipeline, excluding the last stage, consists of a
low resolution flash ADC connected to a switched capacitor
DAC and interstage residue amplifier (MDAC). The residue
amplifier amplifies the difference between the reconstructed DAC
output and the flash input for the next stage in the pipeline. One
bit of redundancy is used in each of the stages to facilitate digital
correction of flash errors. The last stage simply consists of a
flash ADC.
Factory calibration ensures high linearity and low distortion.
ANALOG INPUT OPERATION
Figure 3 shows the equivalent analog input of the AD9226 which
consists of a 750 MHz differential SHA. The differential input
structure of the SHA is highly flexible, allowing the device to be
easily configured for either a differential or single-ended input.
The analog inputs, VINA and VINB, are interchangeable with
the exception that reversing the inputs to the VINA and VINB
pins results in a data inversion (complementing the output word).
The optimum noise and dc linearity performance for either
differential or single-ended inputs is achieved with the largest input
signal voltage span (i.e., 2 V input span) and matched input
impedance for VINA and VINB. Only a slight degradation in
dc linearity performance exists between the 2 V and 1 V input
spans.
High frequency inputs may find the 1 V span better suited to
achieve superior SFDR performance. (See Typical Perfor-
mance Characteristics.)
The ADC samples the analog input on the rising edge of the clock
input. During the clock low time (between the falling edge and
rising edge of the clock), the input SHA is in the sample mode;
during the clock high time it is in hold. System disturbances just
prior to the rising edge of the clock and/or excessive clock jitter
on the rising edge may cause the input SHA to acquire the wrong
value and should be minimized.
When the ADC is driven by an op amp and a capacitive load is
switched onto the output of the op amp, the output will momen-
tarily drop due to its effective output impedance. As the output
recovers, ringing may occur. To remedy the situation, a series
resistor can be inserted between the op amp and the SHA
input as shown in Figure 4. A shunt capacitance also acts like
a charge reservoir, sinking or sourcing the additional charge
required by the hold capacitor, CH, further reducing current
transients seen at the op amp’s output.
The optimum size of this resistor is dependent on several factors,
including the ADC sampling rate, the selected op amp, and the
particular application. In most applications, a 30
to 100
resistor is sufficient.
For noise-sensitive applications, the very high bandwidth of the
AD9226 may be detrimental and the addition of a series resistor
and/or shunt capacitor can help limit the wideband noise at the
ADC’s input by forming a low-pass filter. The source imped-
ance driving VINA and VINB should be matched. Failure to
provide matching will result in degradation of the AD9226’s
SNR, THD, and SFDR.
CS
QS1
QH1
VINA
VINB
CS
QS1
CPIN
CPAR
CPIN
CPAR
QS2
CH
QS2
CH
Figure 3. Equivalent Input Circuit
10 F
VINA
VINB
SENSE
AD9226
0.1 F
VCC
VEE
RS
33
VREF
REFCOM
15pF
RS
33
Figure 4. Series Resistor Isolates Switched-Capacitor
SHA Input from Op Amp; Matching Resistors Improve
SNR Performance
OVERVIEW OF INPUT AND REFERENCE
CONNECTIONS
The overall input span of the AD9226 is equal to the potential
at the VREF pin. The VREF potential may be obtained from
the internal AD9226 reference or an external source (see
Reference Operation section).
In differential applications, the center point of the span is
obtained by the common-mode level of the signals. In single-
ended applications, the center point is the dc potential applied
to one input pin while the signal is applied to the opposite input
pin. Figures 5a–5f show various system configurations.
DRIVING THE ANALOG INPUTS
The AD9226 has a very flexible input structure allowing it to
interface with single-ended or differential input interface circuitry.
The optimum mode of operation, analog input range, and asso-
ciated interface circuitry will be determined by the particular
applications performance requirements as well as power sup-
ply options.
DIFFERENTIAL DRIVER CIRCUITS
Differential operation requires that VINA and VINB be simulta-
neously driven with two equal signals that are 180 out of phase
with each other.
Differential modes of operation (ac- or dc-coupled input) provide
the best THD and SFDR performance over a wide frequency
range. They should be considered for the most demanding
spectral-based applications (e.g., direct IF conversion to digital).
相关PDF资料 |
PDF描述 |
|---|---|
| LT1140ACSW | IC 5DRV/3RCV RS232 5V 24-SOIC |
| VE-263-MX-F2 | CONVERTER MOD DC/DC 24V 75W |
| VI-20Y-MY | CONVERTER MOD DC/DC 3.3V 33W |
| MS3106F28-19S | CONN PLUG 10POS STRAIGHT W/SCKT |
| IDT72225LB25TFI8 | IC FIFO 1024X18 SYNC 25NS 64TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9226ARSZRL | 功能描述:IC ADC 12BIT 65MSPS 28SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD9226AST | 功能描述:IC ADC 12BIT 65MSPS 48-LQFP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| AD9226ASTRL | 功能描述:IC ADC 12BIT 65MSPS 48-LQFP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| AD9226ASTZ | 功能描述:IC ADC 12BIT 65MSPS 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| AD9226ASTZRL | 功能描述:IC ADC 12BIT 65MSPS 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。