- 您现在的位置：买卖IC网 > PDF目录10051 > AD9257BCPZRL7-40 (Analog Devices Inc)IC ADC 14BIT SRL 40MSPS 64LFCSP PDF资料下载
参数资料
| 型号： | AD9257BCPZRL7-40 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/40页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT SRL 40MSPS 64LFCSP |
| 标准包装： | 750 |
| 位数： | 14 |
| 采样率（每秒）： | 40M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 8 |
| 功率耗散（最大）： | 434mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 8 个差分 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9257
Data Sheet
Rev. A | Page 24 of 40
Figure 59 shows an example of the LVDS output using the
ANSI-644 standard (default) data eye and a time interval error
(TIE) jitter histogram with trace lengths of less than 24 inches
on standard FR-4 material.
0.5k
1.0k
1.5k
2.5k
2.0k
0
–60p
s
–40p
s
–20p
s
0p
s
20p
s
40p
s
60p
s
80p
s
TIE
J
ITTE
R
H
IS
TOGR
A
M
(
H
it
s
)
400
300
200
100
–400
–300
–200
–100
0
–0.
8n
s
0.
8n
s
–0.
6n
s
0.
6n
s
–1.
0n
s
1.
0n
s
–0.
4n
s
0.
4n
s
–0.
2n
s
0.
2n
s
0n
s
EYE
D
IA
G
R
A
M
VO
L
T
A
G
E
(m
V)
EYE: ALL BITS
ULS: 7000:400354
10206-
058
Figure 59. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths
Less Than 24 Inches on Standard FR-4, External 100 Far Termination Only
Figure 60 shows an example of trace lengths exceeding 24 inches
on standard FR-4 material. Note that the TIE jitter histogram
reflects the decrease of the data eye opening as the edge deviates
from the ideal position.
It is the responsibility of the user to determine if the waveforms
meet the timing budget of the design when the trace lengths exceed
24 inches. Additional SPI options allow the user to further increase
the internal termination (increasing the current) of all eight outputs
to drive longer trace lengths, which can be achieved by program-
ming Register 0x15. Even though this option produces sharper
rise and fall times on the data edges and is less prone to bit errors,
it also increases the power dissipation of the DRVDD supply.
0.5k
1.0k
1.5k
2.5k
2.0k
0
–60p
s
–80p
s
–40p
s
–20p
s
0p
s
20p
s
40p
s
60p
s
80p
s
TIE
J
ITTE
R
H
IS
TOGR
A
M
(
H
it
s
)
300
200
100
–300
–200
–100
0
–0.
8n
s
0.
8n
s
–0.
6n
s
0.
6n
s
–1.
0n
s
1.
0n
s
–0.
4n
s
0.
4n
s
–0.
2n
s
0.
2n
s
0n
s
EYE
D
IA
G
R
A
M
VO
L
T
A
G
E
(m
V)
EYE: ALL BITS
ULS: 7000/18200
10206-
059
Figure 60. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths
Greater Than 24 Inches on Standard FR-4, External 100 Far Termination Only
The default format of the output data is twos complement. Table 10
shows an example of the output coding format. To change the
output data format to offset binary, see the Memory Map section.
Data from each ADC is serialized and provided on a separate
channel in DDR mode. The data rate for each serial stream is equal
to 14 bits times the sample clock rate, with a maximum of 910
Mbps (14 bits × 65 MSPS) = 910 Mbps. The lowest typical
conversion rate is 10 MSPS. See the Memory Map section for
details on enabling this feature.
Table 10. Digital Output Coding
Input (V)
Condition (V)
Offset Binary Output Mode
Twos Complement Mode
VIN+ VIN
< VREF 0.5 LSB
00 0000 0000 0000
10 0000 0000 0000
VIN+ VIN
= VREF
00 0000 0000 0000
10 0000 0000 0000
VIN+ VIN
= 0
10 0000 0000 0000
00 0000 0000 0000
VIN+ VIN
= +VREF 1.0 LSB
11 1111 1111 1111
01 1111 1111 1111
VIN+ VIN
> +VREF 0.5 LSB
11 1111 1111 1111
01 1111 1111 1111
相关PDF资料 |
PDF描述 |
|---|---|
| MS3102A28-21PY | CONN RCPT 37POS BOX MNT W/PINS |
| D38999/20FB98PNPC | CONN RCPT 6POS WALL MNT W/PINS |
| MS3102A28-21PX | CONN RCPT 37POS BOX MNT W/PINS |
| AD7875KP | IC ADC 12BIT SAMPLING 5V 28PLCC |
| LTC489IN#PBF | IC LINE RCVR RS485 QUAD 16-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9257BCPZRL7-65 | 功能描述:IC ADC 14BIT SRL 65MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| AD9257TCPZ-65-EP | 功能描述:14 Bit Analog to Digital Converter 8 Input 8 Pipelined 64-LFCSP-WQ (9x9) 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 位数:14 采样率（每秒）:65M 输入数:8 输入类型:差分 数据接口:LVDS - 串行 配置:S/H-ADC 无线电 - S/H:ADC:1:1 A/D 转换器数:8 架构:管线 参考类型:内部 电压 - 电源，模拟:1.7 V ~ 1.9 V 电压 - 电源，数字:1.7 V ~ 1.9 V 特性:同步采样 工作温度:-55°C ~ 125°C 封装/外壳:64-WFQFN 裸露焊盘 供应商器件封装:64-LFCSP-WQ（9x9） 标准包装:1 |
| AD9258 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9258-105EBZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9258-125EBZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
发布紧急采购，3分钟左右您将得到回复。