参数资料
型号: AD9257BCPZRL7-40
厂商: Analog Devices Inc
文件页数: 26/40页
文件大小: 0K
描述: IC ADC 14BIT SRL 40MSPS 64LFCSP
标准包装: 750
位数: 14
采样率(每秒): 40M
数据接口: 串行,SPI?
转换器数目: 8
功率耗散(最大): 434mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-VFQFN 裸露焊盘,CSP
供应商设备封装: 64-LFCSP-VQ(9x9)
包装: 带卷 (TR)
输入数目和类型: 8 个差分
AD9257
Data Sheet
Rev. A | Page 32 of 40
Reg.
Addr.
(Hex)
Register Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
Default
Value
(Hex)
Comments
0x0B
Clock divide
(global)
Open
Clock divide ratio, Bits[2:0]
000 = divide by 1
001 = divide by 2
010 = divide by 3
011 = divide by 4
100 = divide by 5
101 = divide by 6
110 = divide by 7
111 = divide by 8
0x00
The divide
ratio is the
value plus 1.
0x0C
Enhancement
control
Open
Chop
mode
0 = off
1 = on
Open
0x00
Enables/
disables chop
mode.
0x0D
Test mode (local
except for PN
sequence resets)
User input test mode
00 = single
01 = alternate
10 = single once
11 = alternate once
(affects user input test
mode only,
Bits[3:0] = 1000)
Reset PN
long gen
Reset
PN
short
gen
Output test mode, Bits[3:0] (local)
0000 = off (default)
0001 = midscale short
0010 = positive FS
0011 = negative FS
0100 = alternating checkerboard
0101 = PN 23 sequence
0110 = PN 9 sequence
0111 = one/zero word toggle
1000 = user input
1001 = 1-/0-bit toggle
1010 = 1× sync
1011 = one bit high
1100 = mixed bit frequency
0x00
When set, the
test data is
placed on the
output pins in
place of
normal data.
0x10
Offset adjust (local)
8-bit device offset adjustment, Bits[7:0] (local)
Offset adjust in LSBs from +127 to 128 (twos complement format)
0x00
Device offset
trim.
0x14
Output mode
Open
LVDS-ANSI/
LVDS-IEEE
option
0 = LVDS-
ANSI
1 = LVDS-
IEEE reduced
range link
(global);
Open
Output
invert
(local)
Open
Output
format
0 = offset
binary
1 = twos
comple-
ment
(global)
0x01
Configures the
outputs and
the format of
the data.
0x15
Output adjust
Open
Output driver
termination,
Bits[1:0]
00 = none
01 = 200
10 = 100
11 = 100
Open
Output
drive
0 = 1×
drive
1 = 2×
drive
0x00
Determines
LVDS or
other output
properties.
0x16
Output phase
Open
Input clock phase adjust, Bits[6:4]
(value is number of input clock cycles
of phase delay)
Output clock phase adjust, Bits[3:0]
(Setting = 0000 through 1011)
0x03
On devices
that use global
clock divide,
determines
which phase
of the divider
output is used
to supply the
output clock.
Internal
latching is
unaffected.
0x18
VREF
Open
Internal VREF adjustment
digital scheme, Bits[2:0]
000 = 1.0 V p-p
001 = 1.14 V p-p
010 = 1.33 V p-p
011 = 1.6 V p-p
100 = 2.0 V p-p
0x04
Selects and/or
adjusts the
VREF.
相关PDF资料
PDF描述
MS3102A28-21PY CONN RCPT 37POS BOX MNT W/PINS
D38999/20FB98PNPC CONN RCPT 6POS WALL MNT W/PINS
MS3102A28-21PX CONN RCPT 37POS BOX MNT W/PINS
AD7875KP IC ADC 12BIT SAMPLING 5V 28PLCC
LTC489IN#PBF IC LINE RCVR RS485 QUAD 16-DIP
相关代理商/技术参数
参数描述
AD9257BCPZRL7-65 功能描述:IC ADC 14BIT SRL 65MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率(每秒):1.8M 数据接口:并联 转换器数目:1 功率耗散(最大):1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP(7x7) 包装:管件 输入数目和类型:2 个单端,单极
AD9257TCPZ-65-EP 功能描述:14 Bit Analog to Digital Converter 8 Input 8 Pipelined 64-LFCSP-WQ (9x9) 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 位数:14 采样率(每秒):65M 输入数:8 输入类型:差分 数据接口:LVDS - 串行 配置:S/H-ADC 无线电 - S/H:ADC:1:1 A/D 转换器数:8 架构:管线 参考类型:内部 电压 - 电源,模拟:1.7 V ~ 1.9 V 电压 - 电源,数字:1.7 V ~ 1.9 V 特性:同步采样 工作温度:-55°C ~ 125°C 封装/外壳:64-WFQFN 裸露焊盘 供应商器件封装:64-LFCSP-WQ(9x9) 标准包装:1
AD9258 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9258-105EBZ1 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9258-125EBZ1 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)