参数资料
| 型号： | AD9444BSVZ-80 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/40页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 80MSPS 100TQFP |
| 标准包装： | 1 |
| 位数： | 14 |
| 采样率（每秒）： | 80M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 1.4W |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-TQFP 裸露焊盘 |
| 供应商设备封装： | 100-TQFP-EP（14x14） |
| 包装： | 托盘 |
| 输入数目和类型： | 1 个差分，单极 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9444
Rev. 0 | Page 13 of 40
Table 8. Pin Function Descriptions—100-Lead TQFP/EP in CMOS Mode
Pin No.
Mnemonic
Description
1, 8 to 9, 16 to 18,
24 to 27, 34 to 35,
38, 41 to 42, 87,
89 to 95, 98
AVDD1
3.3 V (±5%) Analog Supply.
2 to 4, 7,
43 to 46, 49 to 52,
55 to 60, 65
DNC
Do Not Connect. These
pins should float.
5
OUTPUT
MODE
CMOS Compatible Output
Logic Mode Control Pin.
OUTPUT MODE = 0 for CMOS
mode, and OUTPUT MODE =
1 (AVDD1) for LVDS outputs.
6
DFS
Data Format Select Pin.
CMOS control pin that de-
termines the format of the
output data. DFS = high
(AVDD1) for twos comple-
ment, DFS = low (ground) for
offset binary format.
10
SENSE
Reference Mode Selection.
Connect to AGND for internal
1 V reference, and connect to
AVDD2 for external reference.
11
VREF
1.0 V Reference I/O—
Function Dependent on
SENSE. Decouple to ground
with 0.1 F and 10 F
capacitors.
12, 15, 20, 23,
32, 86, 88, 96 to
97, 99, Exposed
Heat Sink
AGND
Analog Ground. The exposed
heat sink on the bottom of
the package must be
connected to AGND.
13
REFT
Differential Reference Out-
put. Decoupled to ground
with 0.1 F capacitor and to
REFB (Pin 14) with 0.1 F and
10 F capacitors.
14
REFB
Differential Reference Out-
put. Decoupled to ground
with a 0.1 F capacitor and to
REFT (Pin 13) with 0.1 F and
10 F capacitors.
19, 28 to 31,
39 to 40
AVDD2
5.0 V Analog Supply (±5%).
21
VIN+
Analog Input—True.
22
VIN
Analog Input—Complement.
Pin No.
Mnemonic
Description
33
C1
Internal Bypass Node.
Connect a 0.1 F capacitor
from this pin to AGND.
36
CLK+
Clock Input—True.
37
CLK
Clock Input—Complement.
47, 54, 62,
75, 83
DRVDD
3.3 V Digital Output
Supply (2.5V to 3.6 V).
48, 53, 61,
67, 74, 82
DRGND
Digital Ground.
63
DCO
Data Clock Output—
Complement (CMOS Levels).
64
DCO+
Data Clock Output—
True.
66
D0 (LSB)
D0 Output Bit (LSB)
(CMOS Levels).
68
D1
D1 Output Bit.
69
D2
D2 Output Bit.
70
D3
D3 Output Bit.
71
D4
D4 Output Bit.
72
D5
D5 Output Bit.
73
D6
D6 Output Bit.
76
D7
D7 Output Bit.
77
D8
D8 Output Bit.
78
D9
D9 Output Bit.
79
D10
D10 Output Bit.
80
D11
D11 Output Bit.
81
D12
D12 Output Bit.
84
D13 (MSB)
D13 Output Bit.
85
OR
Out-of-Range Output.
100
DCS MODE
Clock Duty Cycle Stabilizer
(DCS) Control Pin, CMOS-
Compatible. DCS = low
(AGND) to enable DCS
(recommended). DCS =
high (AVDD1) to disable DCS.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9445BSVZ-125 | IC ADC 14BIT 125MSPS 100-TQFP |
| AD9480BSUZ-250 | IC ADC 8BIT 250MSPS 3.3V 44TQFP |
| AD9481BSUZ-250 | IC ADC 8BIT 250MSPS 3.3V 44-TQFP |
| AD9484BCPZRL7-500 | IC ADC 8BIT 500MSPS 56LFCSP |
| AD9510BCPZ-REEL7 | IC CLOCK DIST 8OUT PLL 64LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9444-CMOS/PCB | 制造商:Analog Devices 功能描述:Evaluation Kit For 14-Bit, 80 MSPS, A/D Converter |
| AD9444-CMOSPCB | 制造商:AD 制造商全称:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD9444-LVDS/PCB | 制造商:Analog Devices 功能描述:14-BIT, 80 MSPS ADC PB FREE EVAL BD. - Trays |
| AD9444-LVDS/PCBZ | 制造商:Analog Devices 功能描述:LVDS Mode Evaluation Board 制造商:Analog Devices 功能描述:14-BIT, 80 MSPS ADC EVAL BD. - Bulk |
| AD9444-LVDSPCB | 制造商:AD 制造商全称:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
发布紧急采购，3分钟左右您将得到回复。