- 您现在的位置：买卖IC网 > PDF目录16835 > AD9548/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9548 PDF资料下载
参数资料
| 型号： | AD9548/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/112页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9548 |
| 产品变化通告： | AD9548 Mask Change 20/Oct/2010 |
| 设计资源： | AD9548 Schematic AD9548 BOM AD9548 Eval Brd Layers |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟发生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9548 |
| 主要属性： | 62.5 ~ 450 MHz 输出频率 |
| 次要属性： | SPI 和 I2C 兼容控制端口 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页
AD9548
Data Sheet
Rev. E | Page 110 of 112
If x is an integer, then y = x. Otherwise, y is the nearest integer to
x. For example, round(2.1) = 2, round(2.5) = 3, and round(3.1) =
3.
The ceil() function
y = ceil(x)
If x is an integer, then y = x. Otherwise, y is the next integer to
the right on the number line. For example, ceil(2.8) = 3,
whereas ceil(2.8) = 2.
The min() function
y = min(x0, x1, ... xn)
where x0 through xn is a list of real numbers, and the value of y
is the number in the list that is the farthest to the left on the
number line.
The max() function
y = max(x0, x1, ... xn)
where x0 through xn is a list of real numbers, and the value of y
is the number in the list that is the farthest to the right on the
number line.
The log2() function
)
2
(
ln
)
(
ln
)
(
log
2
x
=
where ln() is the natural log function and x is a positive,
nonzero number.
Assume that the coefficient calculations for α, β, γ, and δ yield
the following results:
012735446
.
0
=
α
5
10
98672
.
6
×
=
β
5
10
50373
.
7
×
=
γ
002015399
.
0
=
δ
These values are floating point numbers that must be quantized
according to the bit widths of the linear and exponential
components of the coefficients as they appear in the register
map. Note that the calculations that follow indicate a positive
value for the register entries of β and γ. The reason is that β and
γ, which are supposed to be negative values, are stored in the
stored values to negative numbers within its signal processing
core. A detailed description of the register value computations
for α, β, γ, and δ is contained in the Calculation of the α
Register Values section to the Calculation of the δ Register
Values section.
CALCULATION OF THE α REGISTER VALUES
The quantized α coefficient consists of four components, α0, α1,
α2, and α3 according to
3
2
1
0
quantized
α
+
×
=
≈
16
2
where α0, α1, α2, and α3 are the register values. α2 provides
front-end gain and α3 provides back-end gain, and α1 shifts the
binary decimal point of α0 to the left to accommodate small
values of α. Calculation of α1 is a two-step process, as follows:
)
0
)),
(
(log
ceil
,
1
(
if
2 α
α
<
=
w
[
] )0
,
)
,
0
max(
,
63
min
,
1
(
if
1
w
<
=
α
If gain is necessary (that is, α > 1), then it is beneficial to apply
most or all of it to the front-end gain (α2) implying that the
calculation of α2 is to be done before α3. Calculation of α2 is a
three-step process that leads directly to the calculation of α3.
)
0
)),
(
(log
ceil
,
1
(
if
2 α
α >
=
x
[
] )0
,
)
,
0
max(
,
22
min
,
1
(
if
x
y
>
=
α
)
,
7
,
8
(
if
2
y
≥
=
α
)
0
,
7
,
8
(
if
3
≥
=
y
α
Calculation of α0 is a two-step process, as follows:
)
2
(
round
16
3
2
1
z
α
+
×
=
[
])
,
1
max(
,
535
,
65
min
z
0 =
α
Using the example value of α = 0.012735446 yields
w = 6, so α1 = 6
x = 0 and y = 0, so α2 = 0 and α3 = 0
z = 53,416.332099584, so α0 = 53,416
This leads to the following quantized value, which is very close
to the desired value of 0.012735446:
1
0127356682
.
0
2
53416
22
≈
×
=
quantized
α
CALCULATION OF THE β REGISTER VALUES
The quantized β coefficient consists of two components, β0 and
β1 according to
)
17
(
1
2
β
+
×
=
≈
0
quantized
where β0 and β1 are the register values. Calculation of β1 is a
two-step process that leads to the calculation of β0, which is also
a two-step process.
))
(
(log
ceil
2
β
=
x
[
])
,
0
max(
,
31
min
x
1 =
β
)
2
(
round
17
1
y
β
+
×
=
[
])
,
1
max(
,
071
,
131
min
y
0 =
β
Using the example value of β = 6.98672 × 105 yields
x = 13, so β1 = 13
y = 75,019.3347657728, so β0 = 75,019
This leads to the following quantized value, which is very close
to the desired value of 6.98672x105:
5
30
10
986688823
.
6
2
019
,
75
×
≈
×
=
quantized
β
相关PDF资料 |
PDF描述 |
|---|---|
| SFSD-15-28-H-10.00-DR-NUX | CABLE ASSY SOCKET 30POS 28AWG |
| H3AAH-2436G | IDC CABLE - HSC24H/AE24G/HSC24H |
| EEU-FR1H181LB | CAP ALUM 180UF 50V 20% RADIAL |
| MAX6174AASA+ | IC VREF SERIES PREC 4.096V 8SOIC |
| GBC13DRXS-S734 | CONN EDGECARD 26POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9548XCPZ | 制造商:Analog Devices 功能描述: |
| AD9549 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549/PCBZ | 制造商:Analog Devices 功能描述:DUAL INPUT NETWORK CLOCK GEN/SYNCHRONIZER - Bulk |
| AD9549A/PCBZ | 功能描述:BOARD EVALUATION FOR AD9549A RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理，热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板，CD，电源 |
| AD9549ABCPZ | 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1 系列:- 类型:时钟/频率发生器，多路复用器 PLL:是 主要目的:存储器，RDRAM 输入:晶体 输出:LVCMOS 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:Digi-Reel® 其它名称:296-6719-6 |
发布紧急采购，3分钟左右您将得到回复。