- 您现在的位置：买卖IC网 > PDF目录10534 > AD9608BCPZ-105 (Analog Devices Inc)IC ADC DUAL 10BIT 64-LFCSP PDF资料下载
参数资料
| 型号： | AD9608BCPZ-105 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 22/40页 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL 10BIT 64-LFCSP |
| 标准包装： | 1 |
| 位数： | 10 |
| 采样率（每秒）： | 105M |
| 数据接口： | LVDS，并联，串行，SPI |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 托盘 |
| 输入数目和类型： | 4 个单端，2 个差分 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9608
Rev. 0 | Page 29 of 40
The AD9608 is placed in power-down mode either by the SPI
port or by asserting the PDWN pin high. In this state, the ADC
typically dissipates <2 mW. During power-down, the output
drivers are placed in a high impedance state. Asserting the
PDWN pin low returns the AD9608 to its normal operating
mode. Note that PDWN is referenced to the digital output driver
supply (DRVDD) and should not exceed that supply voltage.
Low power dissipation in power-down mode is achieved by
shutting down the reference, reference buffer, biasing networks,
and clock. Internal capacitors are discharged when entering power-
down mode and then must be recharged when returning to normal
operation. As a result, wake-up time is related to the time spent
in power-down mode, and shorter power-down cycles result in
proportionally shorter wake-up times.
When using the SPI port interface, the user can place the ADC
in power-down mode or standby mode. Standby mode allows
the user to keep the internal reference circuitry powered when
faster wake-up times are required. See the Memory Map section
for more details.
DIGITAL OUTPUTS
The AD9608 output drivers can be configured to interface with
either 1.8 V CMOS or 1.8 V LVDS logic families. The default
output mode is CMOS, with each channel output on separate
busses as shown in Figure 2.
In CMOS output mode, the CMOS output drivers are sized to
provide sufficient output current to drive a wide variety of logic
families. However, large drive currents tend to cause current
glitches on the supplies and may affect converter performance.
Applications requiring the ADC to drive large capacitive loads
or large fanouts may require external buffers or latches.
The CMOS output can also be configured for interleaved CMOS
output mode via the SPI port. In interleaved CMOS mode, the
data for both channels is output onto a single output bus to reduce
the total number of traces required. The timing diagram for
interleaved CMOS output mode is shown in Figure 3.
The interleaved CMOS output mode is enabled globally onto both
output channels via Bit 5 in Register 0x14. The unused channel
output can be disabled by selecting the appropriate bit (Bit 1 or
Bit 0) in Register 0x05 and then writing a 1 to the local (channel-
specific) output port disable bit (Bit 4) in Register 0x14.
The output data format can be selected to be either offset binary
or twos complement by setting the SCLK/DFS pin when operating
in the external pin mode (see Table 13).
As detailed in the AN-877 Application Note, Interfacing to High
Speed ADCs via SPI, the data format can be selected for offset
binary, twos complement, or Gray code when using the SPI control.
Table 13. SCLK/DFS Mode Selection (External Pin Mode)
Voltage at Pin
SCLK/DFS
SDIO/DCS
AGND
Offset binary (default)
DCS disabled
DRVDD
Twos complement
DCS enabled (default)
Digital Output Enable Function (OEB)
The AD9608 has a flexible three-state ability for the digital output
pins. The three-state mode is enabled through the SPI interface
and can subsequently be controlled using the OEB pin or through
the SPI. Once enabled via the SPI (Bit 7) in Register 0x101 and
the OEB pin is low, the output data drivers and DCOs are enabled.
If the OEB pin is high, the output data drivers and DCOs are
placed in a high impedance state. This OEB function is not
intended for rapid access to the data bus. Note that OEB is
referenced to the digital output driver supply (DRVDD) and
should not exceed that supply voltage.
When using the SPI interface, the data outputs and DCO of
each channel can be independently three-stated by using the
output port disable bit (Bit 4) in Register 0x14.
TIMING
The AD9608 provides latched data with a pipeline delay of
16 clock cycles. Data outputs are available one propagation
delay (tPD) after the rising edge of the clock signal.
Minimize the length of the output data lines and loads placed
on them to reduce transients within the AD9608. These
transients can degrade converter dynamic performance.
The lowest typical conversion rate of the AD9608 is 10 MSPS.
At clock rates below 10 MSPS, dynamic performance can degrade.
Data Clock Output (DCO)
The AD9608 provides two data clock output (DCO) signals
intended for capturing the data in an external register. In CMOS
output mode, the data outputs are valid on the rising edge of DCO,
unless the DCO clock polarity has been changed via the SPI. In
LVDS output mode, the DCO and data output switching edges
are closely aligned. Additional delay can be added to the DCO
output using SPI Register 0x17 to increase the data setup time.
In this case, the Channel A output data is valid on the rising
edge of DCO, and the Channel B output data is valid on the
falling edge of DCO. See Figure 2, Figure 3, and Figure 4 for
a graphical timing description of the output modes.
Table 14. Output Data Format
Input (V)
Condition (V)
Offset Binary Output Mode
Twos Complement Mode
OR
VIN+ VIN
< VREF 0.5 LSB
00 0000 0000
10 0000 0000
1
VIN+ VIN
= VREF
00 0000 0000
10 0000 0000
0
VIN+ VIN
= 0
10 0000 0000
00 0000 0000
0
VIN+ VIN
= +VREF 1.0 LSB
11 1111 1111
01 1111 1111
0
VIN+ VIN
> +VREF 0.5 LSB
11 1111 1111
01 1111 1111
1
相关PDF资料 |
PDF描述 |
|---|---|
| VI-BTK-IV-F2 | CONVERTER MOD DC/DC 40V 150W |
| LTC1278-5CSW#PBF | IC A/DCONV SAMPLNG W/SHTDN24SOIC |
| LTC1278-5CSW | IC A/DCONV SAMPLNG W/SHTDN24SOIC |
| VI-BTJ-IV-F4 | CONVERTER MOD DC/DC 36V 150W |
| AD7777ARZ | IC ADC 10BIT 4CH HS 28SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9608BCPZ-125 | 功能描述:IC ADC DUAL 10BIT 64-LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD9608BCPZRL7-105 | 功能描述:IC ADC 10BIT 105MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD9608BCPZRL7-125 | 功能描述:IC ADC 10BIT 125MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD9609 | 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS 1.8 V Analog-to-Digital Converter |
| AD9609-20EBZ | 功能描述:BOARD EVALUATION AD9609 20MSPS RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
发布紧急采购，3分钟左右您将得到回复。