- 您现在的位置：买卖IC网 > PDF目录8652 > AD9741BCPZRL (Analog Devices Inc)IC DAC DUAL 8BIT 250MSPS 72LFCSP PDF资料下载
参数资料
| 型号： | AD9741BCPZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/28页 |
| 文件大小： | 0K |
| 描述： | IC DAC DUAL 8BIT 250MSPS 72LFCSP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 2,000 |
| 位数： | 8 |
| 数据接口： | 并联 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 345mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 72-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 72-LFCSP |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 4 电流，单极 |
| 采样率（每秒）： | 250M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD9741/AD9743/AD9745/AD9746/AD9747
Data Sheet
Rev. A | Page 24 of 28
DAC TRANSFER FUNCTION
IOUTP provides a near full-scale current output (IFS) when all bits
are high. For example,
DAC CODE = 2N 1
where:
The current output appearing at IOUTP and IOUTN is a function of
both the input code and IFS and can be expressed as
IOUTP = (DAC DATA/2N) × IFS
(1)
IOUTN = ((2N 1) DAC DATA)/2N × IFS
(2)
where DAC DATA = 0 to 2N 1 (decimal representation).
The two current outputs typically drive a resistive load directly
or via a transformer. If dc coupling is required, IOUTP and IOUTN
should be connected to matching resistive loads (RLOAD) that are
tied to analog common (AVSS). The single-ended voltage
output appearing at the IOUTP and IOUTN pins is
VOUTP = IOUTP × RLOAD
(3)
VOUTN = IOUTN × RLOAD
(4)
Note that to achieve the maximum output compliance of 1 V at
the nominal 20 mA output current, RLOAD must be set to 50 Ω.
Also note that the full-scale value of VOUTP and VOUTN should
not exceed the specified output compliance range to maintain
specified distortion and linearity performance.
There are two distinct advantages to operating the AD9741/
ential operation helps cancel common-mode error sources
associated with IOUTP and IOUTN, such as noise, distortion, and
dc offsets. Second, the differential code dependent current
and subsequent output voltage (VDIFF) is twice the value of the
single-ended voltage output (VOUTP or VOUTN), providing 2×
signal power to the load.
VDIFF = (IOUTP – IOUTN) × RLOAD
(5)
ANALOG MODES OF OPERATION
proprietary quad-switch architecture that lowers the distortion
of the DAC output by eliminating a code dependent glitch that
occurs with conventional dual-switch architectures. But whereas
this architecture eliminates the code dependent glitches, it creates
a constant glitch at a rate of 2 × fDAC. For communications
systems and other applications requiring good frequency
domain performance, this is seldom problematic.
The quad-switch architecture also supports two additional
modes of operation; mix mode and return-to-zero (RZ) mode.
The waveforms of these two modes are shown in Figure 35. In
mix mode, the output is inverted every other half clock cycle.
This effectively chops the DAC output at the sample rate. This
chopping has the effect of frequency shifting the sinc roll-off
from dc to fDAC. Additionally, there is a second subtle effect on
the output spectrum. The shifted spectrum is shaped by a second
sinc function with a first null at 2 × fDAC. The reason for this
shaping is that the data is not continuously varying at twice the
clock rate, but is simply repeated.
In RZ mode, the output is set to midscale on every other half
clock cycle. The output is similar to the DAC output in normal
mode except that the output pulses are half the width and half
the area. Because the output pulses have half the width, the
sinc function is scaled in frequency by 2 and has a first null at
2 × fDAC. Because the area of the pulses is half that of the pulses
in normal mode, the output power is half the normal mode
output power.
D9
D8
D7
D6
D5
D4
D3
D2
D1
D10
INPUT DATA
DAC CLK
4-SWITCH
DAC OUTPUT
(
fS MIX MODE)
4-SWITCH
DAC OUTPUT
(RETURN TO
ZERO MODE)
06569-
026
t
Figure 35. Mix Mode and RZ Mode DAC Waveforms
The functions that shape the output spectrums for normal mode,
mix mode, and RZ mode, are shown in Figure 36. Switching
between the modes reshapes the sinc roll off inherent at the
DAC output. This ability to change modes in the AD9741/
direct IF applications. The user can place a carrier anywhere in
the first three Nyquist zones depending on the operating mode
selected. The performance and maximum amplitude in all three
zones are impacted by this sinc roll off depending on where the
carrier is placed, as shown in Figure 36.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT74FCT807BTQI | IC CLK BUFFER 1:10 100MHZ 20QSOP |
| IDT74FCT807BTQ8 | IC CLK BUFFER 1:10 100MHZ 20QSOP |
| AD5556CRU-REEL7 | IC DAC 14BIT PARAL IN 28TSSOP TR |
| IDT74FCT807BTQ | IC CLK BUFFER 1:10 100MHZ 20QSOP |
| VI-J63-MZ-B1 | CONVERTER MOD DC/DC 24V 25W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9741-DPG2-EBZ | 功能描述:IC DAC DUAL 8BIT 200MSPS 72LFCSP RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9741-EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD9741 制造商:Analog Devices 功能描述:DUAL 8BIT, 200 MSPS D-A CONVERTER - Bulk |
| AD9742 | 制造商:AD 制造商全称:Analog Devices 功能描述:Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table |
| AD9742ACP | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 12-bit 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:12-BIT 165 MSPS TXDAC D/A CONVERTER - Bulk 制造商:Analog Devices 功能描述:IC 12-BIT DAC |
| AD9742ACP-PCB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9742 12BIT, 165MSPS TXDAC D/A CNVRTR - Bulk |
发布紧急采购，3分钟左右您将得到回复。