参数资料
| 型号： | AD9779ABSVZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 23/56页 |
| 文件大小： | 0K |
| 描述： | DAC 16BIT 1.0GSPS 100-TQFP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 设计资源： | Interfacing ADL5370 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0016) Interfacing ADL5371 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0017) Interfacing ADL5372 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0018) Interfacing ADL5373 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0019) Interfacing ADL5374 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0020) Interfacing ADL5375 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0021) |
| 标准包装： | 1,000 |
| 位数： | 16 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 300mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-TQFP 裸露焊盘 |
| 供应商设备封装： | 100-TQFP-EP（14x14） |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 4 电流，单极 |
| 采样率（每秒）： | 1G |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
AD9776A/AD9778A/AD9779A
Rev. B | Page 3 of 56
REVISION HISTORY
9/08—Rev. A to Rev. B
Changed Serial Peripheral Interface (SPI) to 3-Wire Interface
Throughout ...................................................................................1
Change to Features Section..............................................................1
Change to Applications Section ......................................................1
Changes to Integral Nonlinearity (INL) Parameter, Table 1 .......5
Changes to DAC Clock Input (REFCLK+, REFCLK)
Parameter, Table 2 ........................................................................6
Changes to Input Data Parameter, Table 3.....................................7
Changes to Hold Time Parameters, Table 3...................................7
Added 3-Wire Interface Parameter, Table 3...................................7
Added Reset Parameter, Table 3 ......................................................7
Changes to Endnotes, Table 3..........................................................7
Added Exposed Pad Notation to Figure 3, Changes to Table 7 ......10
Added Exposed Pad Notation to Figure 4, Changes to Table 8 ......12
Added Exposed Pad Notation to Figure 5, Changes to Table 9 ......14
Changes to DATACLK Delay Range Section ..............................25
Changes to Version Register Section ............................................25
Changes to Table 10 ........................................................................25
Changes to Table 12 ........................................................................26
Changes to Table 13 ........................................................................28
Changes to Table 14 ........................................................................29
Changes to Interpolation Filter Architecture Section ................33
Changes to Figure 60 ......................................................................34
Changes to Table 19 ........................................................................36
Changes to Interpolation Filter Bandwidth Limits Section.......37
Changes to Figure 70 ......................................................................37
Added Digital Modulation Section...............................................37
Added Table 20 and Table 21; Renumbered Sequentially..........38
Added Inverse Sinc Filter Section .................................................38
Added Figure 71; Renumbered Sequentially ...............................38
Changes to Clock Multiplication Section ....................................39
Changes to Figure 72 ......................................................................39
Changes to Configuring the PLL Band Select Value Section ....39
Changes to Configuring the PLL Band Select with Temperature
Sensing Section...........................................................................41
Changes to Known Temperature Calibration with Memory
Section .........................................................................................41
Changes to Set-and-Forget Device Option Section....................41
Added Table 26 ................................................................................41
Changes to Internal Reference Section.........................................43
Changed Transmit Path Gain and Offset Correction Heading to
Gain and Offset Correction ......................................................44
Changes to I/Q Channel Gain Matching Section .......................44
Changes to Auxiliary DAC Operation Section ...........................44
Replaced Figure 79..........................................................................45
Deleted Figure 79; Renumbered Sequentially .............................41
Changes to LO Feedthrough Compensation Section.................45
Changes to Table 28 ........................................................................47
Changes to Optimizing the Data Input Timing Section............48
Change to Synchronization Logic Overview Section.................49
Changes to Figure 88 ......................................................................49
Changes to Figure 101 ....................................................................53
Deleted Using the ADL5372 Quadrature Modulator Section and
Figure 104....................................................................................51
Deleted Evaluation Board Schematics Section and Figure 105;
Renumbered Sequentially .........................................................52
Deleted Figure 106 ..........................................................................53
Deleted Figure 107 ..........................................................................54
Deleted Figure 108 ..........................................................................55
Deleted Figure 109 ..........................................................................56
Deleted Figure 110 ..........................................................................57
Deleted Figure 111 ..........................................................................58
Deleted Figure 112 ..........................................................................59
Updated Outline Dimensions........................................................60
3/08—Rev. 0 to Rev. A
Changes to Features ..........................................................................1
Added Note 2 .....................................................................................4
Changes to Table 2 ............................................................................5
Changes to Table 3 ............................................................................6
Changes to Thermal Resistance Section ........................................7
Inserted Table 6 .................................................................................8
Changes to Pin 39 Description, Table 7 .........................................9
Changes to Pin 39 Description, Table 8 .......................................10
Changes to Pin 39 Description, Table 9 .......................................12
Changes to Theory of Operation Section ....................................23
Changes to Table 10 ........................................................................23
Changes to Table 13 ........................................................................26
Changes to Table 14 ........................................................................27
Changes to Interpolation Filter Architecture Section ................33
Replaced Sourcing the DAC Sample Clock Section ...................36
Replaced Transmit Path Gain and Offset Correction Section ........40
Replaced Input Data Ports Section ...............................................42
Replaced Device Synchronization Section ..................................45
Deleted Figure 112 to Figure 117 ..................................................58
8/07—Revision 0: Initial Version
相关PDF资料 |
PDF描述 |
|---|---|
| AD977ABNZ | IC ADC 16BIT 200KSPS 20DIP |
| AD9781BCPZ | IC DAC 14BT 500MSPS LVDS 72LFCSP |
| AD9877ABSZ | IC PROCESSOR FRONT END 100MQFP |
| AD9878BSTZ | IC FRONT-END MIXED-SGNL 100-LQFP |
| AD9879BSZ | IC PROCESSOR FRONT END 100MQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9779A-DPG2-EBZ | 功能描述:BOARD EVALUATION FOR AD9779A RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9779A-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk |
| AD9779AMOD-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk |
| AD9779AXSVZ | 制造商:Analog Devices 功能描述:DUAL 16-BIT, 1 GSPS, DIGITAL-TO-ANALOG CONVERTER - Bulk |
| AD9779BSV | 制造商:Analog Devices 功能描述:DAC 2CH INTERPOLATION FLTR 16BIT 100TQFP EP - Bulk |
发布紧急采购，3分钟左右您将得到回复。