- 您现在的位置：买卖IC网 > PDF目录17065 > AD9787-DPG2-EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9787 PDF资料下载
参数资料
| 型号： | AD9787-DPG2-EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 37/64页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD9787 |
| 标准包装： | 1 |
| 系列： | * |
| DAC 的数量： | 2 |
| 位数： | 14 |
| 采样率（每秒）： | 800M |
| 数据接口： | 串行 |
| 设置时间： | 22ms |
| DAC 型： | 电流 |
| 工作温度： | -40°C ~ 85°C |
| 已供物品： | * |
| 已用 IC / 零件： | AD9787 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
AD9785/AD9787/AD9788
Rev. A | Page 42 of 64
DEVICE SYNCHRONIZATION
System demands may impose two different requirements for
synchronization. Some systems require multiple DACs to be
synchronized to each other, for example, a system that supports
transmit diversity or beamforming, where multiple antennas are
used to transmit a correlated signal. In this case, the DAC outputs
need to be phase aligned with each other, but there may not be a
requirement for the DAC outputs to be aligned with a system-
level reference clock. In systems with a time division multiplexing
transmit chain, one or more DACs may be required to be
synchronized with a system-level reference clock.
Multiple devices are considered synchronized to each other
when the state of the clock generation state machines is
identical for all parts and the NCO phase accumulator is
identical for all parts. Devices are considered synchronized to a
system clock when there is a fixed and known relationship
between the clock generation state machine and the NCO phase
accumulator of the device to a particular clock edge of the
system clock. The AD9785/AD9787/AD9788 support two
modes of operation, pulse mode and PN code mode, for
synchronizing devices under these two conditions.
SYNCHRONIZATION LOGIC OVERVIEW
Figure 60 shows a block diagram of the on-chip synchronization
receive logic. There are two different modes of operation for the
multichip synchronization feature: pulse mode and pseudorandom
noise code (PN code) modulation/demodulation mode. The basic
function of these two modes is to initialize the internal clock
generation state machine and the NCO phase accumulator
upon the application of external signals to the device.
The receive logic responsible for initializing the clock gener-
ation state machine generates a single DACCLK cycle-wide
initialization pulse that sets the clock generation state machine
logic to a known state. In pulse mode, this pulse is generated at
every rising edge of the SYNC_I inputs. In PN code mode, the
pulse is generated every time the correct code sequence is
received on the SYNC_I inputs.
This initialization pulse loads the clock generation state machine
with the Clock State [3:0] value (Register 0x03, Bits [7:4]) as its
next state. If the initialization pulse from the synchronization
logic is generated properly, it is active for one DAC clock cycle,
every 32 (or multiple of 32) DAC clock cycles. Because the clock
generation state machine has 32 states operating at the DACCLK
rate, every initialization pulse received after the first pulse loads
the current state (the state to which the state machine is already
set), maintaining the proper clock operation of the device.
The Clock State [3:0] value is the state to which the clock
generation state machine resets upon initialization. By varying
this value, the timing of the internal clocks, with respect to
the SYNC_I signal, can be adjusted. Every increment of the
Clock State [3:0] value advances the internal clocks by one
DACCLK period.
The NCO phase accumulators can be initialized in pulse mode
or PN code mode. In pulse mode, a simultaneous strobe signal
must be sent to the TXENABLE pin of all devices that is
synchronous to the DATACLK signal. This signal resets the
phase accumulator of the NCOs across all devices, effectively
synchronizing the NCOs.
In PN code mode, the phase information of the master device is
sent to the slave devices by the SYNC_I signal. The slave devices
decode this phase information and automatically initialize their
NCO phase accumulators to match the master device.
相关PDF资料 |
PDF描述 |
|---|---|
| ESA10DTKS | CONN EDGECARD 20POS DIP .125 SLD |
| SDR0604-331KL | INDUCTOR POWER 330UH 10% SMD |
| AD9788-DPG2-EBZ | BOARD EVALUATION FOR AD9788 |
| SLPX223M025E7P3 | CAP ALUM 22000UF 25V 20% SNAP |
| EMA10DTKS | CONN EDGECARD 20POS DIP .125 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9787-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, D-A CONVERTER - Bulk |
| AD9788 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 12-/14-/16-Bit 800 MSPS DAC with Low Power 32-Bit Complex NCO |
| AD9788BSVZ | 功能描述:IC DAC 16BIT 800MSPS 100TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压，单极 采样率（每秒）:* 产品目录页面:1398 (CN2011-ZH PDF) |
| AD9788BSVZRL | 功能描述:IC DAC 16BIT 800MSPS 100TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD9788-DPG2-EBZ | 功能描述:BOARD EVALUATION FOR AD9788 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
发布紧急采购，3分钟左右您将得到回复。