参数资料
型号: AD9852ASTZ
厂商: Analog Devices Inc
文件页数: 13/52页
文件大小: 0K
描述: IC DDS SYNTHESIZER CMOS 80-LQFP
产品培训模块: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
标准包装: 1
分辨率(位): 12 b
主 fclk: 200MHz
调节字宽(位): 48 b
电源电压: 3.14 V ~ 3.47 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 80-LQFP
供应商设备封装: 80-LQFP(14x14)
包装: 托盘
产品目录页面: 552 (CN2011-ZH PDF)
配用: AD9852/PCBZ-ND - BOARD EVAL FOR AD9852
AD9852
Rev. E | Page 20 of 52
I/O UD CLK
F1
F2
0
FREQUENCY
MODE
TW1
TW2
010 (RAMPED FSK)
F1
F2
000 (DEFAULT)
0
REQUIRES A POSITIVE TWOS COMPLEMENT VALUE
RAMP RATE
DFW
FSK DATA (PIN 29)
00634-034
Figure 34. Ramped FSK Mode (Start at F1)
F1
F2
0
FREQUENCY
MODE
TW1
TW2
FSK DATA (PIN 29)
010 (RAMPED FSK)
F1
F2
000 (DEFAULT)
0
I/O UD CLK
00634-035
Figure 35. Ramped FSK Mode (Start at F2)
The purpose of ramped FSK is to provide better bandwidth
containment than can be achieved using traditional FSK. In
ramped FSK, the instantaneous frequency changes of traditional
FSK are replaced with more gradual, user-defined frequency
changes. The dwell time at F1 and F2 can be equal to or much
greater than the time spent at each intermediate frequency. The
user controls the dwell time at F1 and F2, the number of
intermediate frequencies, and the time spent at each frequency.
Unlike unramped FSK, ramped FSK requires the lowest
frequency to be loaded into the F1 registers and the highest
frequency to be loaded into the F2 registers.
Several registers must be programmed to instruct the DDS
regarding the resolution of intermediate frequency steps (48 bits)
and the time spent at each step (20 bits). Furthermore, the CLR
ACC1 bit in the control register should be toggled (low-high-low)
prior to operation to ensure that the frequency accumulator is
starting from an all 0s output condition.
For piecewise, nonlinear frequency transitions, it is necessary
to reprogram the registers while the frequency transition is in
progress to affect the desired response.
Parallel Register Address 1A hex to Parallel Register Address 1C
hex comprise the 20-bit ramp rate clock registers. This is a
countdown counter that outputs a single pulse whenever the
count reaches 0. The counter is activated any time a logic level
change occurs on the FSK input (Pin 29). This counter is run at
the system clock rate, 300 MHz maximum. The time period
between each output pulse is
(N + 1) × System Clock Period
where N is the 20-bit ramp rate clock value programmed by
the user.
The allowable range of N is from 1 to (220 1). The output of
this counter clocks the 48-bit frequency accumulator shown in
相关PDF资料
PDF描述
VE-2WY-IY-F4 CONVERTER MOD DC/DC 3.3V 33W
VE-2WY-IX-F3 CONVERTER MOD DC/DC 3.3V 49.5W
AD9953YSVZ IC DDS DAC 14BIT 400MSPS 48-TQFP
VE-2WX-IY-F4 CONVERTER MOD DC/DC 5.2V 50W
DS3174+ IC TXRX DS3/E3 QUAD 400-BGA
相关代理商/技术参数
参数描述
AD9852ASTZ 制造商:Analog Devices 功能描述:IC DDS 100MHZ LQFP-80
AD9852ASTZ1 制造商:AD 制造商全称:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS
AD9852ASVZ 功能描述:IC DDS SYNTHESIZER CMOS 80-TQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 调节字宽(位):32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
AD9852ASVZ 制造商:Analog Devices 功能描述:IC DDS 300MHz TQFP-80 制造商:Analog Devices 功能描述:IC, DDS, 300MHz, TQFP-80
AD9852ASVZ1 制造商:AD 制造商全称:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS