- 您现在的位置：买卖IC网 > PDF目录10979 > AD9852ASTZ (Analog Devices Inc)IC DDS SYNTHESIZER CMOS 80-LQFP PDF资料下载
参数资料
| 型号： | AD9852ASTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 50/52页 |
| 文件大小： | 0K |
| 描述： | IC DDS SYNTHESIZER CMOS 80-LQFP |
| 产品培训模块： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 标准包装： | 1 |
| 分辨率（位）： | 12 b |
| 主 fclk： | 200MHz |
| 调节字宽（位）： | 48 b |
| 电源电压： | 3.14 V ~ 3.47 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（14x14） |
| 包装： | 托盘 |
| 产品目录页面： | 552 (CN2011-ZH PDF) |
| 配用： | AD9852/PCBZ-ND - BOARD EVAL FOR AD9852 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页当前第50页第51页第52页
AD9852
Rev. E | Page 7 of 52
Test
AD9852ASVZ
AD9852ASTZ
Parameter
Temp
Level
Min
Typ
Max
Min
Typ
Max
Unit
PARALLEL I/O TIMING CHARACTERISTICS
tASU (Address Setup Time to WR Signal Active)
Full
IV
8.0
7.5
8.0
7.5
ns
tADHW (Address Hold Time to WR Signal Inactive)
Full
IV
0
ns
tDSU (Data Setup Time to WR Signal Inactive)
Full
IV
3.0
1.6
3.0
1.6
ns
tDHD (Data Hold Time to WR Signal Inactive)
Full
IV
0
ns
tWRLOW (WR Signal Minimum Low Time)
Full
IV
2.5
1.8
2.5
1.8
ns
tWRHIGH (WR Signal Minimum High Time)
Full
IV
7
ns
tWR (Minimum WR Time)
Full
IV
10.5
ns
tADV (Address to Data Valid Time)
Full
V
15
ns
tADHR (Address Hold Time to RD Signal Inactive)
Full
IV
5
ns
tRDLOV (RD Low to Output Valid)
Full
IV
15
ns
tRDHOZ (RD High to Data Three-State)
Full
IV
10
ns
SERIAL I/O TIMING CHARACTERISTICS
tPRE (CS Setup Time)
Full
IV
30
ns
tSCLK (Period of Serial Data Clock)
Full
IV
100
ns
tDSU (Serial Data Setup Time)
Full
IV
30
ns
tSCLKPWH (Serial Data Clock Pulse Width High)
Full
IV
40
ns
tSCLKPWL (Serial Data Clock Pulse Width Low)
Full
IV
40
ns
tDHLD (Serial Data Hold Time)
Full
IV
0
ns
tDV (Data Valid Time)
Full
V
30
ns
CMOS LOGIC INPUTS 9
Logic 1 Voltage
25°C
I
2.2
V
Logic 0 Voltage
25°C
I
0.8
V
Logic 1 Current
25°C
IV
± 5
± 12
μA
Logic 0 Current
25°C
IV
± 5
± 12
μA
Input Capacitance
25°C
V
3
pF
POWER SUPPLY10
25°C
I
815
922
585
660
mA
25°C
I
640
725
465
520
mA
25°C
I
585
660
425
475
mA
PDISS 11
25°C
I
2.70
3.20
1.93
2.39
W
PDISS 12
25°C
I
2.12
2.52
1.53
1.81
W
PDISS 13
25°C
I
1.93
2.29
1.40
1.65
W
PDISS Power-Down Mode
25°C
I
1
50
1
50
mW
1 The reference clock inputs are configured to accept a 1 V p-p (typical) dc offset square or sine waves centered at one-half the applied VDD or a 3 V TTL-level pulse input.
2 An internal 400 mV p-p differential voltage swing equates to 200 mV p-p applied to both REFCLK input pins.
3 Pipeline delays of each individual block are fixed; however, if the first eight MSBs of a tuning word are all 0s, the delay appears longer. This is due to insufficient phase
accumulation per a system clock period to produce enough LSB amplitude to the D/A converter.
4 If a feature such as inverse sinc, which has 16 pipeline delays, can be bypassed, the total delay is reduced by that amount.
5 The I/O UD CLK transfers data from the I/O port buffers to the programming registers. This transfer is measured in system clocks.
6 A change in duty cycle from 1 MHz to 100 MHz with 1 V p-p sine wave input and 0.5 V threshold.
7 Represents the comparator’s inherent cycle-to-cycle jitter contribution. The input signal is a 1 V, 40 MHz square wave, and the measurement device is a Wavecrest DTS-2075.
8 Comparator input originates from analog output section via external 7-pole elliptic low-pass filter. Single-ended input, 0.5 V p-p. Comparator output terminated in 50 Ω.
9 Avoid overdriving digital inputs. (Refer to equivalent circuits in Figure 3.)
10 If all device functions are enabled, it is not recommended to simultaneously operate the device at the maximum ambient temperature of 85°C and at the maximum
internal clock frequency. This configuration may result in violating the maximum die junction temperature of 150°C. Refer to the Power Dissipation and Thermal
Considerations section for derating and thermal management information.
11 All functions engaged.
12 All functions except inverse sinc engaged.
13 All functions except inverse sinc and digital multipliers engaged.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-2WY-IY-F4 | CONVERTER MOD DC/DC 3.3V 33W |
| VE-2WY-IX-F3 | CONVERTER MOD DC/DC 3.3V 49.5W |
| AD9953YSVZ | IC DDS DAC 14BIT 400MSPS 48-TQFP |
| VE-2WX-IY-F4 | CONVERTER MOD DC/DC 5.2V 50W |
| DS3174+ | IC TXRX DS3/E3 QUAD 400-BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9852ASTZ | 制造商:Analog Devices 功能描述:IC DDS 100MHZ LQFP-80 |
| AD9852ASTZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS |
| AD9852ASVZ | 功能描述:IC DDS SYNTHESIZER CMOS 80-TQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| AD9852ASVZ | 制造商:Analog Devices 功能描述:IC DDS 300MHz TQFP-80 制造商:Analog Devices 功能描述:IC, DDS, 300MHz, TQFP-80 |
| AD9852ASVZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS |
发布紧急采购，3分钟左右您将得到回复。