参数资料
| 型号： | AD9912ABCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/40页 |
| 文件大小： | 0K |
| 描述： | IC DDS 1GSPS DAC 14BIT 64LFCSP |
| 产品培训模块： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 标准包装： | 1 |
| 分辨率（位）： | 14 b |
| 主 fclk： | 1GHz |
| 调节字宽（位）： | 48 b |
| 电源电压： | 1.8V, 3.3V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 托盘 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9912
Rev. F | Page 10 of 40
Pin No.
Input/
Output
Pin Type
Mnemonic
Description
32
I
1.8 V CMOS
CLKMODESEL
Clock Mode Select. Set to GND when connecting a crystal to the system
clock input (Pin 27 and Pin 28). Pull up to 1.8 V when using either an
oscillator or an external clock source. This pin can be left unconnected
when the system clock PLL is bypassed. (See the SYSCLK Inputs section for
details on the use of this pin.)
33, 39, 43, 52
O
GND
AVSS
Analog Ground. Connect to ground.
34
O
1.8 V HSTL
OUTB
Complementary HSTL Output. See the Specifications and Primary 1.8 V
Differential HSTL Driver sections for details.
35
O
1.8 V HSTL
OUT
HSTL Output. See the Specifications and Primary 1.8 V Differential HSTL
Driver sections for details.
37
I
Power
AVDD3
Analog Supply for CMOS Output Driver. This pin is normally 3.3 V but can
be 1.8 V. This pin should be powered even if the CMOS driver is not used.
See the Power Supply Partitioning section for power supply partitioning.
38
O
3.3 V CMOS
OUT_CMOS
CMOS Output. See the Specifications section and the Output Clock Drivers
and 2× Frequency Multiplier section. This pin is 1.8 V CMOS if Pin 37 is set
to 1.8 V.
40
I
Differential
input
FDBK_INB
Complementary Feedback Input. When using the HSTL and CMOS outputs,
this pin is connected to the filtered DAC_OUTB output. This internally
biased input is typically ac-coupled, and when configured as such, can
accept any differential signal whose single-ended swing is at least 400 mV.
41
I
Differential
input
FDBK_IN
Feedback Input. In standard operating mode, this pin is connected to the
filtered DAC_OUT output.
48
O
Current set
resistor
DAC_RSET
DAC Output Current Setting Resistor. Connect a resistor (usually 10 kΩ)
from this pin to GND. See the Digital-To-Analog (DAC) Output section.
50
O
Differential
output
DAC_OUT
DAC Output. This signal should be filtered and sent back on-chip through
the FDBK_IN input. This pin has an internal 50 Ω pull-down resistor.
51
O
Differential
output
DAC_OUTB
Complementary DAC Output. This signal should be filtered and sent back
on-chip through the FDBK_INB input. This pin has an internal 50 Ω pull-
down resistor.
56, 57
Power
DVSS
Digital Ground. Connect to ground.
58
I
3.3 V CMOS
PWRDOWN
Power-Down. When this active high pin is asserted, the device becomes
inactive and enters the full power-down state. This pin has an internal
50 kΩ pull-down resistor.
59
I
3.3 V CMOS
RESET
Chip Reset. When this active high pin is asserted, the chip goes into reset.
Note that on power-up, a 10 μs reset pulse is internally generated when
the power supplies reach a threshold and stabilize. This pin should be
grounded with a 10 kΩ resistor if not used.
60
I
3.3 V CMOS
IO_UPDATE
I/O Update. A logic transition from 0 to 1 on this pin transfers data from the
I/O port registers to the control registers (see the Write section). This pin
has an internal 50 kΩ pull-down resistor.
61
I
3.3 V CMOS
CSB
Chip Select. Active low. When programming a device, this pin must be held
low. In systems where more than one AD9912 is present, this pin enables
individual programming of each AD9912. This pin has an internal 100 kΩ
pull-up resistor.
62
O
3.3 V CMOS
SDO
Serial Data Output. When the device is in 3-wire mode, data is read on this
pin. There is no internal pull-up/pull-down resistor on this pin.
63
I/O
3.3 V CMOS
SDIO
Serial Data Input/Output. When the device is in 3-wire mode, data is
written via this pin. In 2-wire mode, data reads and writes both occur on
this pin. There is no internal pull-up/pull-down resistor on this pin.
64
I
3.3 V CMOS
SCLK
Serial Programming Clock. Data clock for serial programming. This pin has
an internal 50 kΩ pull-down resistor.
Exposed Die Pad
O
GND
EPAD
Analog Ground. The exposed die pad on the bottom of the package
provides the analog ground for the part; this exposed pad must be
connected to ground for proper operation.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9913BCPZ-REEL7 | IC DDS 250MSPS 10BIT ADC 32LFCSP |
| AD9923ABBCZ | IC PROCESSOR CCD 12BIT 105CSPBGA |
| AD9942BBCZ | IC PROCESSOR SGNL 14B 100CSPBGA |
| AD9944KCPZRL | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9945KCPZRL7 | IC CCD SIGNAL PROCESSOR 32-LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9912ABCPZ-REEL7 | 功能描述:IC DDS 1GSPS DAC 14BIT 64LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| AD9912BCPZ | 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 1000MHz 1-DAC 14-Bit Serial 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:DIRECT DGTL SYNTHESIZER 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:IC DDS 1GSPS 14BIT DAC |
| AD9912BCPZ-REEL7 | 制造商:Analog Devices 功能描述:DIRECT DGTL SYNTHESIZER 64LFCSP EP - Tape and Reel |
| AD9913 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer |
| AD9913/PCBZ | 功能描述:数据转换 IC 开发工具 Sub 50mW 250MSPS (+) 10-bit DDS RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
发布紧急采购，3分钟左右您将得到回复。