- 您现在的位置：买卖IC网 > PDF目录10753 > AD9920ABBCZ (Analog Devices Inc)IC PROCESSOR CCD 12BIT 105CSPBGA PDF资料下载
参数资料
| 型号： | AD9920ABBCZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/112页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR CCD 12BIT 105CSPBGA |
| 标准包装： | 1 |
| 位数： | 12 |
| 电压 - 电源，模拟： | 1.6 V ~ 2 V |
| 电压 - 电源，数字： | 1.6 V ~ 2 V |
| 封装/外壳： | 105-LFBGA，CSPBGA |
| 供应商设备封装： | 105-CSPBGA（8x8） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页
AD9920A
Rev. B | Page 111 of 112
Table 64. Field Registers (Default Values Are Undefined)
Address
Data Bits
Default
Value
Update Type
Name
Description
0x00
[4:0]
X
VD
SEQ0
Selected V-sequence for first region in the field.
[9:5]
X
SEQ1
Selected V-sequence for second region in the field.
[14:10]
X
SEQ2
Selected V-sequence for third region in the field.
[19:15]
X
SEQ3
Selected V-sequence for fourth region in the field.
[24:20]
X
SEQ4
Selected V-sequence for fifth region in the field.
0x01
[4:0]
X
VD
SEQ5
Selected V-sequence for sixth region in the field.
[9:5]
X
SEQ6
Selected V-sequence for seventh region in the field.
[14:10]
X
SEQ7
Selected V-sequence for eighth region in the field.
[19:15]
X
SEQ8
Selected V-sequence for ninth region in the field.
[21:20]
MULT_SWEEP0
Enables multiplier mode and/or sweep mode for Region 0.
0 = multiplier off/sweep off.
1 = multiplier off/sweep on.
2 = multiplier on/sweep off.
3 = multiplier on/sweep on.
[23:22]
MULT_SWEEP1
Enables multiplier mode and/or sweep mode for Region 1.
[25:24]
MULT_SWEEP2
Enables multiplier mode and/or sweep mode for Region 2.
0x02
[12:0]
X
VD
HDLASTLEN
HD last line length. Line length of last line in the field.
[14:13]
X
MULT_SWEEP3
Enables multiplier mode and/or sweep mode for Region 3.
[16:15]
X
MULT_SWEEP4
Enables multiplier mode and/or sweep mode for Region 4.
[18:17]
X
MULT_SWEEP5
Enables multiplier mode and/or sweep mode for Region 5.
[20:19]
X
MULT_SWEEP6
Enables multiplier mode and/or sweep mode for Region 6.
[22:21]
X
MULT_SWEEP7
Enables multiplier mode and/or sweep mode for Region 7.
[24:23]
X
MULT_SWEEP8
Enables multiplier mode and/or sweep mode for Region 8.
[25]
X
HDLASTLEN_13
HD last line length bit [13] when 14-bit H-counter is enabled.
0x03
[12:0]
X
VD
SCP0
V-Sequence Change Position 0.
[25:13]
X
SCP1
V-Sequence Change Position 1.
0x04
[12:0]
X
VD
SCP2
V-Sequence Change Position 2.
[25:13]
X
SCP3
V-Sequence Change Position 3.
0x05
[12:0]
X
VD
SCP4
V-Sequence Change Position 4.
[25:13]
X
SCP5
V-Sequence Change Position 5.
0x06
[12:0]
X
VD
SCP6
V-Sequence Change Position 6.
[25:13]
X
SCP7
V-Sequence Change Position 7.
0x07
[12:0]
X
VD
SCP8
V-Sequence Change Position 8.
[25:13]
X
VDLEN
VD field length (number of lines in the field).
0x08
[12:0]
X
VD
SGACTLINE1
SG Active Line 1.
[25:13]
X
SGACTLINE2
SG Active Line 2. Set to SG Active Line 1 or maximum if not used.
0x09
[23:0]
X
VD
SGMASK
Masking of VSG outputs during SG active line.
0x0A
[12:0]
X
VD
CLPMASKSTART1
CLPOB Mask Region 1 start position. Set to 8191 to disable.
[25:13]
X
CLPMASKEND1
CLPOB Mask Region 1 end position. Set to 0 to disable.
0x0B
[12:0]
X
VD
CLPMASKSTART2
CLPOB Mask Region 2 start position. Set to 8191 to disable.
[25:13]
X
CLPMASKEND2
CLPOB Mask Region 2 end position. Set to 0 to disable.
0x0C
[12:0]
X
VD
CLPMASKSTART3
CLPOB Mask Region 3 start position. Set to 8191 to disable.
[25:13]
X
CLPMASKEND3
CLPOB Mask Region 3 end position. Set to 0 to disable.
0x0D
[12:0]
X
VD
PBLKMASKSTART1
PBLK Mask Region 1 start position. Set to 8191 to disable.
[25:13]
X
PBLKMASKEND1
PBLK Mask Region 1 end position. Set to 0 to disable.
0x0E
[12:0]
X
VD
PBLKMASKSTART2
PBLK Mask Region 2 start position. Set to 8191 to disable.
[25:13]
X
PBLKMASKEND2
PBLK Mask Region 2 end position. Set to 0 to disable.
0x0F
[12:0]
X
VD
PBLKMASKSTART3
PBLK Mask Region 3 start position. Set to 8191 to disable.
[25:13]
X
PBLKMASKEND3
PBLK Mask Region 3 end position. Set to 0 to disable.
相关PDF资料 |
PDF描述 |
|---|---|
| AD73322LARUZ | IC PROCESSOR FRONTEND DL 28TSSOP |
| V300C2M50BL | CONVERTER MOD DC/DC 2V 50W |
| MAX9025EBT+T | IC COMPARATOR BTR 6-UCSP |
| AD73311LARUZ | IC PROCESSOR FRONT END LP 20SSOP |
| VE-J3F-MY-F1 | CONVERTER MOD DC/DC 72V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9920ABBCZRL | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD9920BBCZ | 制造商:Analog Devices 功能描述: |
| AD9920BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9921BBCZ | 制造商:Analog Devices 功能描述: |
| AD9921BBCZRL | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。