- 您现在的位置：买卖IC网 > PDF目录10753 > AD9920ABBCZ (Analog Devices Inc)IC PROCESSOR CCD 12BIT 105CSPBGA PDF资料下载
参数资料
| 型号： | AD9920ABBCZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 52/112页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR CCD 12BIT 105CSPBGA |
| 标准包装： | 1 |
| 位数： | 12 |
| 电压 - 电源，模拟： | 1.6 V ~ 2 V |
| 电压 - 电源，数字： | 1.6 V ~ 2 V |
| 封装/外壳： | 105-LFBGA，CSPBGA |
| 供应商设备封装： | 105-CSPBGA（8x8） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页当前第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页
AD9920A
Rev. B | Page 44 of 112
Sequence Line Alternation
To support the timing requirements of some advanced CCDs
in a memory-efficient manner, the AD9920A can automatically
increment the sequence number at the end of a given line through
the use of the SEQ_ALT_INC register (V-Sequence Register 0x09,
Bit 20). It can also reset the sequence number to the sequence
defined in the field register through the SEQ_ALT_RST register
(V-Sequence Register 0x09, Bit 21). Combining these two registers
allows the user to create a loop of sequences for a given region.
See Figure 56 for an example of how to use these two functions
together. The example in Figure 56 uses the register settings
listed in Table 18.
With these settings, at Sequence Change Position 0 (SCP0),
the AD9920A steps into Sequence 2. Because the Sequence 2
SEQ_ALT_INC = 1 and the SEQ_ALT_RST = 0, at the end of
that line the sequence number automatically increments to
Sequence 3. In the same way, at the end of that line, the
sequence number automatically increments to Sequence 4.
Because SEQ_ALT_INC = 0 and SEQ_ALT_RST = 1 for
Sequence 4, the AD9920A automatically resets the sequence
number to the sequence defined for that region in the field register,
which in this case is Sequence 2. The AD9920A continues to loop
in this fashion between Sequence 2, Sequence 3, and Sequence 4
until it reaches the next sequence change position.
It is important to note that the sequence number can increment
only at the end of a line and cannot be used to create more complex
patterns within one line. This is distinctly different from the special
vertical sequence alternation mode, which allows the user to
concatenate multiple sequences within one line (see the Special
Table 18. Register Settings for the Example in Figure 56
Field Registers
Sequence 2 Registers
Sequence 3 Registers
Sequence 4 Registers
Sequence 6 Registers
SCP0 = 0, SEQ0 = 2
SEQ_ALT_INC = 1
SEQ_ALT_INC = 0
SCP1 = 6, SEQ1 = 6
SEQ_ALT_RST = 0
SEQ_ALT_RST = 1
SEQ_ALT_RST = 0
VD
HD
SCP1
ACTIVE
SEQUENCE #
234
2
3
4
6
SCP0
068
78
-05
5
Figure 56. Example Output Using SEQ_ALT_INC and SEQ_ALT_RST Functions
相关PDF资料 |
PDF描述 |
|---|---|
| AD73322LARUZ | IC PROCESSOR FRONTEND DL 28TSSOP |
| V300C2M50BL | CONVERTER MOD DC/DC 2V 50W |
| MAX9025EBT+T | IC COMPARATOR BTR 6-UCSP |
| AD73311LARUZ | IC PROCESSOR FRONT END LP 20SSOP |
| VE-J3F-MY-F1 | CONVERTER MOD DC/DC 72V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9920ABBCZRL | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD9920BBCZ | 制造商:Analog Devices 功能描述: |
| AD9920BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9921BBCZ | 制造商:Analog Devices 功能描述: |
| AD9921BBCZRL | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。