- 您现在的位置：买卖IC网 > PDF目录10978 > AD9954YSVZ (Analog Devices Inc)IC DDS DAC 14BIT 1.8V 48-TQFP PDF资料下载
参数资料
| 型号： | AD9954YSVZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/40页 |
| 文件大小： | 0K |
| 描述： | IC DDS DAC 14BIT 1.8V 48-TQFP |
| 产品培训模块： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 标准包装： | 1 |
| 分辨率（位）： | 14 b |
| 主 fclk： | 400MHz |
| 调节字宽（位）： | 32 b |
| 电源电压： | 1.71 V ~ 1.96 V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-TQFP 裸露焊盘 |
| 供应商设备封装： | 48-TQFP 裸露焊盘（7x7） |
| 包装： | 托盘 |
| 产品目录页面： | 552 (CN2011-ZH PDF) |
| 配用： | AD9954/PCBZ-ND - BOARD EVAL FOR 9954 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9954
Rev. B | Page 22 of 40
Synchronizing Multiple AD9954s
There are three modes of synchronization available to the user:
an automatic synchronization mode, a software-controlled
manual synchronization mode, and a hardware-controlled
manual synchronization mode. The following requirements
apply to all modes. First, all units must share a common clock
source. Trace lengths and path impedance of the clock tree must
be designed to keep the phase delay of the different clock branches
as closely matched as possible. Second, the I/O update signal’s
rising edge must be provided synchronously to all devices being
synchronized. Finally, the DVDD_I/O supply should be set to
3.3 V for all devices that are to be synchronized. AVDD and
DVDD should be left at 1.8 V.
In automatic synchronization mode, one device is chosen as a
master, the other device(s) is slaved to this master. All slaves
automatically synchronize their internal clocks to the SYNC_CLK
output signal of the master device. Use the automatic
synchronization bit (CFR1<23>) to configure each slave.
Connect the SYNC_IN input(s) to the master SYNC_CLK
output. Slave devices continuously update the phase relationship of
their SYNC_CLK until it is in phase with the SYNC_IN input.
The high speed sync enhancement enable bit (CFR2<11>) must
be programmed correctly.
In software manual synchronization mode, the user can force
the device to advance the SYNC_CLK rising edge one SYSCLK
cycle ( SYNC_CLK period). Manual synchronization mode
is established using the slave device’s software manual
synchronization bit (CFR1<22>). See the bit description in
Table 12 for more details.
In hardware manual synchronization mode, the SYNC_IN
input pin is configured such that it now advances the rising edge
of the SYNC_CLK signal each time the device detects a rising edge
on the SYNC_IN pin. Hardware manual synchronization mode is
established using the hardware manual synchronization bit
(CFR2<10>). See the bit description in Table 12 for more details.
Using a Single Crystal to Drive Multiple AD9954 Clock
Inputs
The AD9954 crystal oscillator output signal is available on the
CRYSTAL OUT pin, enabling one crystal to drive multiple
AD9954s. To drive multiple AD9954s with one crystal, the
CRYSTAL OUT pin of the AD9954 using the external crystal
should be connected to the REFCLK input of the other AD9954.
The CRYSTAL OUT pin must be enabled using the CRYSTAL
OUT Pin Active Bit CFR2<9>. The drive strength of the
CRYSTAL OUT pin is fairly low; therefore, the signal
should be buffered if multiple loads are being driven.
RAM
The AD9954 incorporates a block of SRAM. The RAM is a
bidirectional single port. Read and write operations cannot
occur simultaneously. Write operations to the serial I/O port
take precedence; therefore, if an attempt to write to RAM is
made during a read operation, the read operation is halted. The
RAM is configurable using the RAM Segment Control Word<7:5>
and data in the control function register.
Using the RAM enable bit (CFR1<31>), the RAM output can be
enabled to drive the input to either the phase accumulator or
the phase offset adder; the RAM destination bit (CFR1<30>)
sets the routing. When the RAM output drives the phase
accumulator, the phase offset word (POW, Address 0x05) drives
the phase-offset adder. Conversely, when the RAM output
drives the phase-offset adder, the frequency tuning word (FTW,
Address 0x04) drives the phase accumulator. When CFR1<31>
disables the RAM, it is inactive unless being written to via the
serial port. The RAM is mapped into one of four profiles
determined by the PS1 and PS0 input pins. Note that these
profiles may overlap. For example, Profile 0 may use RAM
Address Location 0 to Address Location 12, and Profile 1 may use
RAM Address Location 5 to Address Location 20, and so forth.
All RAM write or read operations to/from the RAM are
controlled by the PS1 and PS0 input pins and the respective
RAM segment control word. To write to the RAM, a RAM
segment must be defined in a RAM segment control word. The
RAM segment that was defined must then be selected by use of
the profile select pins, PS0 and PS1. With the correct RAM
segment selected, the special instruction byte of 0xB0 should
be sent. When the instruction byte to write to the RAM is sent
to the part, the serial port controller immediately polls the
corresponding RAM segment control word. From this register,
the serial port controller makes note of the start address and the
stop address. It then calculates how many entries there are in
the segment, and how many bytes of data to expect. After
sending the special instruction byte of 0xB0, the user must send
all RAM entries for the currently selected profile to the part.
For example, consider a case where RAM Segment 2 begins at
Address 21 and ends at Address 120. First, write to RAM Segment
Control Word 2 with a starting address of 21, with a stop address
of 120, and specify a ramp rate and a mode of operation. Next, set
PS1 to 1 and PS0 to 0 to select RAM Segment 2 and then send
the instruction byte of 0xB0. The part is now ready to put the first
32-bit word into the RAM at Address 21, to expect 100 32-bit
words, and to store the last one at Address 120. It automatically
controls sending the data from the serial port to the correct RAM
address. Therefore, precede sending 100 32-bit words of data to
the part. After the 3200th SCLK cycle, the write operation is
complete, and all 100 words are stored in the RAM, from
Address 21 to Address 120.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9911BCPZ | IC DDS 500MSPS DAC 10BIT 56LFCSP |
| VE-B11-IY-F4 | CONVERTER MOD DC/DC 12V 50W |
| VE-B11-IY-F1 | CONVERTER MOD DC/DC 12V 50W |
| VE-2WZ-IY-F4 | CONVERTER MOD DC/DC 2V 20W |
| VE-2WZ-IY-F1 | CONVERTER MOD DC/DC 2V 20W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9954YSVZ | 制造商:Analog Devices 功能描述:IC DDS 400MSPS SMD 9954 TQFP48 |
| AD9954YSVZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:400 MSPS, 14-Bit, 1.8 V CMOS, Direct Digital Synthesizer |
| AD9954YSVZ-REEL7 | 功能描述:IC DDS DAC 14BIT 1.8V 48TQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| AD9954YSVZ-REEL71 | 制造商:AD 制造商全称:Analog Devices 功能描述:400 MSPS, 14-Bit, 1.8 V CMOS, Direct Digital Synthesizer |
| AD9955KS6 | 制造商:AD 功能描述:* |
发布紧急采购，3分钟左右您将得到回复。