- 您现在的位置：买卖IC网 > PDF目录10978 > AD9954YSVZ (Analog Devices Inc)IC DDS DAC 14BIT 1.8V 48-TQFP PDF资料下载
参数资料
| 型号： | AD9954YSVZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/40页 |
| 文件大小： | 0K |
| 描述： | IC DDS DAC 14BIT 1.8V 48-TQFP |
| 产品培训模块： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 标准包装： | 1 |
| 分辨率（位）： | 14 b |
| 主 fclk： | 400MHz |
| 调节字宽（位）： | 32 b |
| 电源电压： | 1.71 V ~ 1.96 V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-TQFP 裸露焊盘 |
| 供应商设备封装： | 48-TQFP 裸露焊盘（7x7） |
| 包装： | 托盘 |
| 产品目录页面： | 552 (CN2011-ZH PDF) |
| 配用： | AD9954/PCBZ-ND - BOARD EVAL FOR 9954 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9954
Rev. B | Page 16 of 40
Manual Shaped On-Off Keying Mode Operation
When configured for manual shaped on-off keying, the
content of the ASFR sets the scale factor for the data path.
MODES OF OPERATION
Single-Tone Mode
In single-tone mode, the DDS core uses a static tuning word.
Whatever value is stored in FTW0 is supplied to the phase
accumulator. This value can only be changed manually by
writing a new value to FTW0 and then by issuing an I/O update.
Phase adjustments are made using the phase offset register.
RAM-Controlled Modes of Operation
Three important points apply to the RAM-controlled modes:
The user must ensure that the beginning address is lower
than the final address.
Changing profiles or issuing an I/O update automatically
terminates the current sweep and starts the next sweep, unless
otherwise stated.
Setting the RAM destination bit true such that the RAM
output drives the phase offset adder is valid. While the
sections that follow describe frequency sweeps, phase
sweep operation is also available. The RAM destination bit
(CFR1<30>) controls whether the RAM output drives the
phase accumulator (frequency) or the phase offset adder
(phase).
The AD9954 offers five modes of RAM-controlled operation
Table 7. RAM Modes of Operation
RSCW<7:5> (Binary)
Mode
Notes
000
Direct Switch
No sweeping, profiles
valid, no dwell ignored
001
Ramp Up
Sweeping, profiles valid,
no-dwell valid
010
Bidirectional
Ramp
Sweeping, PS0 is a
direction control pin,
no-dwell ignored
011
Continuous
Bidirectional
Ramp
Sweeping, profiles valid,
no-dwell ignored
100
Continuous
Recirculation
Sweeping, profiles valid,
no-dwell ignored
101, 110, 111
Invalid mode
Default to direct switch
Direct Switch Mode
Direct switch mode enables frequency shift keying (FSK) or
phase shift keying (PSK) modulation. The AD9954 is
programmed for direct switch using the RAM enable bit
(CFR1<31>) and programming the RAM segment mode
control bits of each desired profile to 000(b). This mode simply
reads the RAM contents at the RAM segment beginning
address for the current profile. No address ramping occurs in
this mode.
To perform 4-tone shift keying, the user programs each RAM
segment control word for direct switch mode and a unique
beginning address value. Program the RAM enable and RAM
destination bits (CFR1<31:30>) to enable the RAM and direct
the RAM output to be the FTW (FSK) or the POW (PSK). The
PS1 and PS0 inputs are the 4-tone FSK/PSK data inputs. When
the profile is changed, the data stored at the new profile is
loaded into either the phase accumulator (FSK) or the phase
offset adder (PSK). When set for PSK, Bits<17:0> of the RAM
output are unused when the RAM destination bit is set. Two-
tone shift keying only uses one profile pin.
Ramp-Up Mode
Ramp-up mode, in conjunction with the segmented RAM
capability, allows up to four different sweep profiles to be
programmed into the AD9954. The AD9954 is programmed
for ramp-up mode by enabling the RAM using the RAM enable
bit (CFR1<31>) and programming the RAM mode control bits
of each profile to be used to 001(b).
When a sweep is initiated (via an I/O update or change in
profile bits), the RAM address generator loads the RAM
segment beginning address bits of the current RSCW, driving
the RAM output from this address, and the ramp rate timer
loads the RAM segment address ramp rate bits. When the ramp
rate timer finishes a cycle, the RAM address generator increments
to the next address, the timer reloads the ramp rate bits and
begins a new countdown cycle. This sequence continues until
the RAM address generator has incremented to an address
equal to the RAM segment final address bits of the current
RSCW. At this point, the next state is dependent upon whether
no-dwell mode is active. See the no-dwell bit (CFR1<2>) in the
register maps (see Table 12 and Table 13).
In this mode, asymmetrical FSK modulation can be implemented
by configuring the RAM for two segments, and using the PS0
pin as the data input.
Bidirectional Ramp Mode
Bidirectional ramp mode allows the AD9954 to offer a
symmetrical sweep between two frequencies using the PS0
signal as the control input. The AD9954 is programmed for
bidirectional ramp mode using the RAM enable bit (CFR1<31>)
and programming the RAM segment mode control bits of each
desired profile to 010(b). PS1 input is ignored; the PS0 input is
the ramp direction indicator. The memory is not segmented,
using only one beginning and one final address. The address
registers for controlling RAM are located in the RAM segment
control word (RSCW) associated with Profile 0.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9911BCPZ | IC DDS 500MSPS DAC 10BIT 56LFCSP |
| VE-B11-IY-F4 | CONVERTER MOD DC/DC 12V 50W |
| VE-B11-IY-F1 | CONVERTER MOD DC/DC 12V 50W |
| VE-2WZ-IY-F4 | CONVERTER MOD DC/DC 2V 20W |
| VE-2WZ-IY-F1 | CONVERTER MOD DC/DC 2V 20W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9954YSVZ | 制造商:Analog Devices 功能描述:IC DDS 400MSPS SMD 9954 TQFP48 |
| AD9954YSVZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:400 MSPS, 14-Bit, 1.8 V CMOS, Direct Digital Synthesizer |
| AD9954YSVZ-REEL7 | 功能描述:IC DDS DAC 14BIT 1.8V 48TQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| AD9954YSVZ-REEL71 | 制造商:AD 制造商全称:Analog Devices 功能描述:400 MSPS, 14-Bit, 1.8 V CMOS, Direct Digital Synthesizer |
| AD9955KS6 | 制造商:AD 功能描述:* |
发布紧急采购，3分钟左右您将得到回复。