- 您现在的位置：买卖IC网 > PDF目录11768 > AD9983AKCPZ-140 (Analog Devices Inc)IC INTRFACE 8BIT 140MSPS 64LFCSP PDF资料下载
参数资料
| 型号： | AD9983AKCPZ-140 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 30/44页 |
| 文件大小： | 0K |
| 描述： | IC INTRFACE 8BIT 140MSPS 64LFCSP |
| 标准包装： | 1 |
| 应用： | 视频 |
| 接口： | 模拟 |
| 电源电压： | 1.7 V ~ 3.47 V |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD9983A
Rev. 0 | Page 36 of 44
SYNC PROCESSING
0x20—Bit[2] PLL Sync Filter
This bit selects which signal the PLL uses. It can select between
either raw Hsync or SOG or filtered versions. The filtering of
the Hsync and SOG can eliminate nearly all extraneous
transitions, which have traditionally caused PLL disruption.
The power-up default setting is 0.
Table 60. PLL Sync Filter Enable
Select
Result
0
PLL uses raw Hsync or SOG inputs
1
PLL uses filtered Hsync or SOG inputs
0x20—Bit[1] Sync Processing Input Source
This bit selects whether the sync processor uses a raw sync or a
regenerated sync for the following functions: coast, H/V count,
field detection and Vsync duration counts. Using the
regenerated sync is recommended.
Table 61. SP Filter Enable
Select
Result
0
Sync processing uses raw Hsync or SOG
1
Sync processing uses the internally regenerated Hsync
0x21—Bits[7:0]
Must be set to default
0x22—Bits[7:0]
Must be set to default
0x23—Bits[7:0] Sync Filter Window Width
This 8-bit register sets the window of time for the regenerated
Hsync leading edge (in 25 ns steps) and that sync pulses are
allowed to pass through. Therefore with the default value of 10,
the window width is ±250 ns. The goal is to set the window
width so that extraneous pulses are rejected. (see the Sync
Processing section). As in the sync separator threshold, the
25 ns multiplier value is somewhat variable. The maximum
variability over all operating conditions is ±20% (20 ns to 30 ns).
DETECTION STATUS
0x24—Bit[7] HSYNC0 Detection Bit
This bit is used to indicate when activity is detected on the
HSYNC0 input pin. If Hsync is held high or low, activity is not
detected. The sync processing block diagram shows where this
function is implemented. 0 = HSYNC0 not active. 1 = HSYNC0
is active.
Table 62. HSYNC0 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
0x24—Bit[6] HSYNC1 Detection Bit
This bit is used to indicate when activity is detected on the
HSYNC1 input pin. If Hsync is held high or low, activity is not
detected. The sync processing block diagram shows where this
function is implemented. 0 = HSYNC1 not active. 1 = HSYNC1
is active.
Table 63. HSYNC1 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
0x24—Bit[5] VSYNC0 Detection Bit
This bit is used to indicate when activity is detected on the
VSYNC0 input pin. If Vsync is held high or low, activity is not
detected. The sync processing block diagram shows where this
function is implemented. 0 = VSYNC0 not active. 1 = VSYNC0
is active.
Table 64. VSYNC0 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
0x24—Bit[4] VSYNC1 Detection Bit
This bit is used to indicate when activity is detected on the
VSYNC1 input pin. If Vsync is held high or low, activity is not
detected. The sync processing block diagram shows where this
function is implemented. 0 = VSYNC1 not active. 1 = VSYNC1
is active.
Table 65. VSYNC1 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
0x24—Bit[3] SOGIN0 Detection Bit
This bit is used to indicate when activity is detected on the
SOGIN0 input pin. If SOG is held high or low, activity is not
detected. The sync processing block diagram shows where this
function is implemented. 0 = SOGIN0 not active. 1 = SOGIN0
is active.
Table 66. SOGIN0 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
相关PDF资料 |
PDF描述 |
|---|---|
| V150B24H150BG | CONVERTER MOD DC/DC 24V 150W |
| 5227079-5 | CONN PLUG BNC RG58 CRIMP AU |
| VE-JTM-IW-F1 | CONVERTER MOD DC/DC 10V 100W |
| VE-JT1-IW-F4 | CONVERTER MOD DC/DC 12V 100W |
| MS27474E14B35SD | CONN RCPT 37POS JAM NUT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9983AKCPZ-1401 | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9983AKCPZ-170 | 功能描述:IC INTRFACE 8BIT 170MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9983AKCPZ-1701 | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9983AKSTZ-140 | 功能描述:IC DISPLAY 8BIT 140MSPS 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9983AKSTZ-1401 | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
发布紧急采购，3分钟左右您将得到回复。