参数资料
型号: ADA4930-2YCPZ-R2
厂商: Analog Devices Inc
文件页数: 18/29页
文件大小: 0K
描述: IC DIFF AMP 1.35GHZ 24-LFCSP
标准包装: 1
放大器类型: 差分
电路数: 2
输出类型: 差分
转换速率: 3400 V/µs
-3db带宽: 1.35GHz
电流 - 输入偏压: 23µA
电压 - 输入偏移: 150µV
电流 - 电源: 34mA
电流 - 输出 / 通道: 30mA
电压 - 电源,单路/双路(±): 3.3V,5V
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 24-VFQFN 裸露焊盘,CSP
供应商设备封装: 24-LFCSP-VQ(4x4)
包装: 标准包装
其它名称: ADA4930-2YCPZ-R2DKR
ADA4930-1/ADA4930-2
Rev. A | Page 24 of 28
HIGH PERFORMANCE ADC DRIVING
The ADA4930-1/ADA4930-2 provide excellent performance in
3.3 V single-supply applications.
The circuit shown in Figure 59 is an example of the ADA4930-1
driving an AD9255, 14-bit, 80 MSPS ADC that is specified to
operate with a single 1.8 V supply. The performance of the ADC
is optimized when it is driven differentially, making the best use of
the signal swing available within the 1.8 V supply. The ADA4930-1
performs the single-ended-to-differential conversion, common-
mode level shifting, and buffering of the driving signal.
The ADA4930-1 is configured for a single-ended input to differential
output with a gain of 2 V/V. The 84.5 Ω termination resistor, in
parallel with the single-ended input impedance of 95.1 Ω, provides
a 50 Ω termination for the source. The additional 31.6 Ω (95 Ω
total) at the inverting input balances the parallel impedance of
the 50 Ω source and the termination resistor that drives the
noninverting input.
The VOCM pin is connected to the VCM output of the AD9255
and sets the output common mode of the ADA4930-1 at 1 V.
Note that a dc bias must be added to the signal source and its
Thevenin equivalent to the gain resistor on the inverting side
to ensure that the inputs of the ADA4930-1 are kept at or above
the specified minimum input common-mode voltage at all times.
The 0.5 V dc bias at the signal source and the 0.314 V dc bias on the
gain resistor at the inverting input set the inputs of the ADA4930-1
to ~0.48 V dc. With 1 V p-p maximum signal swing at the input,
the ADA4930-1 inputs swing between 0.36 V and 0.6 V.
For a common-mode voltage of 1 V, each ADA4930-1 output
swings between 0.501 V and 1.498 V, providing a 1.994 V p-p
differential output.
A third-order, 40 MHz, low-pass filter between the ADA4930-1
and the AD9255 reduces the noise bandwidth of the amplifier
and isolates the driver outputs from the ADC inputs.
The circuit shown in Figure 60 is an example of of an
ADA4930-2 driving of an AD9640, a 14-bit, 80 MSPS
ADC that is specified to operate with a single 1.8 V supply.
The performance of the ADC is optimized when it is driven
differentially, making the best use of the signal swing available
within the 1.8 V supply. The ADA4930-2 performs the single-
ended-to-differential conversion, common-mode level shifting,
and buffering of the driving signal.
The ADA4930-2 is configured for a single-ended input to differential
output with a gain of 2 V/V. The 88.5 Ω termination resistor, in
parallel with the single-ended input impedance of 114.75 Ω,
provides a 50 Ω termination for the source. The increased gain
resistance at the inverting input balances the 50 Ω source resistance
and the termination resistor that drives the noninverting input.
The VOCM pin is connected to the CML output of the AD9640 and
sets the output common mode of the ADA4930-2 at 1 V.
The 739 Ω resistors between each input and the 3.3 V supply
provide the necessary dc bias to guarantee compliance with the
input common-mode range of the ADA4930-2.
For a common-mode voltage of 1 V, each ADA4930-2 output
swings between 0.501 V and 1.498 V, providing a 1.994 V p-p
differential output.
A third-order, 40 MHz, low-pass filter between the ADA4930-2
and the AD9640 reduces the noise bandwidth of the amplifier
and isolates the driver outputs from the ADC inputs.
1.8V
DRVDD
AVDD
VIN–
VIN+
AD9255
AGND
VCM
D11 TO
D0
90pF
30pF
168nH
33
50
VIN
1V p-p
95
0.314V
63.4
VOCM
3.3V
ADA4930-1
+
0.5V
84.5
301
09
20
9-
15
7
Figure 59. Driving an AD9255, 14-Bit, 80 MSPS ADC
1.8V
DRVDD
AVDD
VIN–
VIN+
AD9640
AGND
CML
D11 TO
D0
90pF
30pF
168nH
50
VIN
1V p-p
96.2
64.2
739
VOCM
3.3V
ADA4930-2
+
88.5
301
09
20
9-
1
58
Figure 60. Driving an AD9640, 14-Bit, 80 MSPS ADC
相关PDF资料
PDF描述
0034.5617.22 FUSE 1A 250V T-LAG 5X20 SMD T/R
KTR10EZPF1804 RES 1.80M OHM 1/8W 1% 0805 SMD
0034.5619.22 FUSE 1.6MA 250V TLAG 5X20 SMD TR
0034.5615.22 FUSE 630MA 250V TLAG 5X20 SMD TR
0034.5609.22 FUSE 160MA 250V TLAG 5X20 SMD TR
相关代理商/技术参数
参数描述
ADA4930-2YCPZ-R7 制造商:Analog Devices 功能描述:SP Amp DIFF AMP Dual 5.5V 24-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ULTRALOW NOISE DRIVER FOR LOW VOLT ADC - Tape and Reel 制造商:Analog Devices 功能描述:IC DIFF AMP 1.35GHZ 24-LFCSP 制造商:Analog Devices 功能描述:IC DIFF AMP 1.35GHz 3400V/ us LFCSP- 制造商:Analog Devices 功能描述:IC, DIFF AMP, 1.35GHz, 3400V/ us, LFCSP- 制造商:Analog Devices Inc. 功能描述:Differential Amplifiers UltraLow Noise Driver for Low Volt ADC 制造商:Analog Devices 功能描述:IC, DIFF AMP, 1.35GHz, 3400V/ us, LFCSP-24; No. of Amplifiers:2; Input Offset Voltage:500V; Bandwidth:1.35GHz; Amplifier Case Style:LFCSP; No. of Pins:24; Supply Voltage Range:3.3V to 5V; Slew Rate:3400V/s; Supply Current:34mA ;RoHS Compliant: Yes 制造商:Analog Devices 功能描述:Ultralow Noise Driver for ADCs LFCSP24
ADA4930-2YCPZ-R7_PROMO 制造商:Analog Devices 功能描述:IC DIFF AMP 1.35GHZ 3400V/U
ADA4930-2YCPZ-RL 功能描述:差分放大器 UltraLow Noise Driver for Low Volt ADC RoHS:否 制造商:Analog Devices 通道数量:1 Channel 带宽:900 MHz 可用增益调整:5.6 dB to 20 dB 输入补偿电压:1 mV at 5 V 共模抑制比(最小值):67 dB 工作电源电压:11 V 电源电流:28 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel
ADA4932-1 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power Differential ADC Driver
ADA4932-1_09 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power Differential ADC Driver