ADAU1401A
Rev. A | Page 39 of 52
ADDRESS 2076 (0x081C)—DSP CORE CONTROL REGISTER
Table 46. DSP Core Control Register Bit Map
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Default
RSVD
GD1
GD0
RSVD
AACW
GPCW
IFCW
IST
ADM
DAM
CR
SR1
SR0
0x0000
Table 47. DSP Core Control Register Bit Descriptions
Bit Name
Description
GPIO debounce control. Sets debounce time of multipurpose pins that are set as GPIO inputs.
Settings
Time (ms)
00
20
01
40
10
GD[1:0]
11
5
AACW
Auxiliary ADC data registers control port write mode. Setting this bit allows data to be written directly to the
auxiliary ADC data registers (Address 2057 to Address 2060) from the control port. When this bit is set, the
auxiliary ADC data registers ignore the settings on the multipurpose pins.
GPCW
GPIO pin setting register control port write mode. When this bit is set, the GPIO pin setting register (Address 2056)
can be written to directly from the control port and this register ignores the input settings on the multipurpose pins.
IFCW
Interface registers control port write mode. When this bit is set, data can be written directly to the interface
registers (Address 2048 to Address 2055) from the control port. In this state, the interface registers are not
written from the SigmaDSP program.
IST
Initiate safeload transfer. Setting this bit to 1 initiates a safeload transfer to the parameter RAM. This bit is
automatically cleared when the operation is complete. There are five safeload register pairs (address/data);
only those registers that have been written since the last safeload event are transferred to the parameter RAM.
ADM
Mute ADCs. This bit mutes the output of the ADCs. The bit defaults to 0 and is active low; therefore, it must be
set to 1 to transmit audio signals from the ADCs.
DAM
Mute DACs. This bit mutes the output of the DACs. The bit defaults to 0 and is active low; therefore, it must be
set to 1 to transmit audio signals from the DACs.
CR
Clear internal registers to 0. This bit defaults to 0 and is active low. It must be set to 1 for a signal to pass
through the SigmaDSP core.
SR[1:0]
Sample rate. These bits set the number of DSP instructions for every sample and the sample rate at which the
ADAU1401A operates. At the default setting of 1×, there are 1024 instructions per audio sample. This setting
should be used with sample rates such as 48 kHz and 44.1 kHz.
At the 2× setting, the number of instructions per frame is halved to 512 and the ADCs and DACs nominally run
at a 96 kHz sample rate.
At the 4× setting, there are 256 instructions per cycle and the converters run at a 192 kHz sample rate.
Settings
Function
00
1× (1024 instructions)
01
2× (512 instructions)
10
4× (256 instructions)
11
Reserved