参数资料
型号: ADAU1401YSTZ-RL
厂商: Analog Devices Inc
文件页数: 10/52页
文件大小: 0K
描述: IC AUDIO PROC 28/56BIT 48LQFP
标准包装: 2,000
系列: SigmaDSP®
类型: 音频处理器
应用: 监控器,电视
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-LQFP(7x7)
包装: 带卷 (TR)
ADAU1401
Data Sheet
Rev. C | Page 18 of 52
INITIALIZATION
This section details the procedure for properly setting up the
ADAU1401. The following five-step sequence provides an
overview of how to initialize the IC:
1.
Apply power to ADAU1401.
2.
Wait for PLL to lock.
3.
Load SigmaDSP program and parameters.
4.
Set up registers (including multipurpose pins and digital
interfaces).
5.
Turn off the default muting of the converters, clear the
data registers, and initialize the DAC setup register (see
the Control Registers Setup section for specific settings).
To only test analog audio pass-through (ADCs to DACs), skip
Step 3 and Step 4 and use the default internal program.
POWER-UP SEQUENCE
The ADAU1401 has a built-in power-up sequence that
initializes the contents of all internal RAMs on power-up or
when the device is brought out of a reset. On the positive edge
of RESET, the contents of the internal program boot ROM are
copied to the internal program RAM memory, the parameter
RAM is filled with values (all 0s) from its associated boot ROM,
and all registers are initialized to 0s. The default boot ROM
program copies audio from the inputs to the outputs without
processing it (see
). In this program, serial digital
Input 0 and Input 1 are output on DAC0 and DAC1 and serial
digital Output 0 and Output 1. ADC0 and ADC1 are output on
DAC2 and DAC3. The data memories are also zeroed at power-
up. New values should not be written to the control port until
the initialization is complete.
Table 12. Power-Up Time
MCLKI Input
Init.
Time
Max Program/
Parameter/Register
Boot Time (I2C)
Total
3.072 MHz (64 × fS)
85 ms
175 ms
260 ms
11.289 MHz (256 × fS)
23 ms
175 ms
198 ms
12.288 MHz (256 × fS)
21 ms
175 ms
196 ms
18.432 MHz (384 × fS)
16 ms
175 ms
191 ms
24.576 MHz (512 × fS)
11 ms
175 ms
186 ms
The PLL start-up time lasts for 218 cycles of the clock on the
MCLKI pin. This time ranges from 10.7 ms for a 24.576 MHz
(512 × fS) input clock to 85.3 ms for a 3.072 MHz (64 × fS) input
clock and is measured from the rising edge of RESET. Following
the PLL startup, the duration of the ADAU1401 boot cycle is about
42 μs for a fS of 48 kHz. The user should avoid writing to or reading
from the ADAU1401 during this start-up time. For an MCLK input
of 12.288 MHz, the full initialization sequence (PLL startup plus
boot cycle) is approximately 21 ms. As the device comes out of a
reset, the clock mode is immediately set by the PLL_MODE0 and
PLL_MODE1 pins. The reset is synchronized to the falling edge
of the internal clock.
Table 12 lists typical times to boot the ADAU1401 into an
operational state of an application, assuming a 400 kHz I2C
clock loading a full program, parameter set, and all registers
(about 8.5 kB). In reality, most applications do not fill the RAMs
and therefore boot time (Column 3 of Table 12) is less.
CONTROL REGISTERS SETUP
The following registers must be set as described in this section
to initialize the ADAU1401. These settings are the basic minimum
settings needed to operate the IC with an analog input/output of
48 kHz. More registers may need to be set, depending on the
application. See the RAMs and Registers section for additional
settings.
DSP Core Control Register (Address 2076)
Set Bits[4:2] (ADM, DAM, and CR) each to 1.
DAC Setup Register (Address 2087)
Set Bits[0:1] (DS[1:0]) to 01.
RECOMMENDED PROGRAM/PARAMETER
LOADING PROCEDURE
When writing large amounts of data to the program or para-
meter RAM in direct write mode, the processor core should
be disabled to prevent unpleasant noises from appearing in
the audio output.
1.
Set Bit 3 and Bit 4 (active low) of the core control register
to 1 to mute the ADCs and DACs. This begins a volume
ramp-down.
2.
Set Bit 2 (active low) of the core control register to 1. This
zeroes the SigmaDSP accumulators, the data output registers,
and the data input registers.
3.
Fill the program RAM using burst mode writes.
4.
Fill the parameter RAM using burst mode writes.
5.
Deassert Bit 2 to Bit 4 of the core control register.
ADC0
DAC1
DAC0
DAC2
DAC3
ADC1
SDATA_IN0
SDATA_OUT0
06
75
2-
0
13
Figure 13. Default Program Signal Flow
POWER REDUCTION MODES
Sections of the ADAU1401 chip can be turned on and off as
needed to reduce power consumption. These include the ADCs,
DACs, and voltage reference.
The individual analog sections can be turned off by writing to
the auxiliary ADC and power control register. By default, the
ADCs, DACs, and reference are enabled (all bits set to 0). Each
of these can be turned off by writing a 1 to the appropriate bits
相关PDF资料
PDF描述
ADAU1442YSVZ-3A-RL IC SIGMADSP 28B 175MHZ 100TQFP
ADAU1445YSVZ-3A-RL IC SIGMADSP 175MHZ 100TQFP
ADAU1461WBCPZ-R7 IC SIGMADSP 24BIT 96KHZ PLL 32
ADAU1513ACPZ-RL7 IC AMP AUDIO PWR 23W 48LFCSP
ADAU1590ACPZ-RL7 IC AMP AUDIO PWR 48LFCSP
相关代理商/技术参数
参数描述
ADAU1421YSTZ 制造商:Analog Devices 功能描述:
ADAU1421YSTZ-REEL 制造商:Analog Devices 功能描述:
ADAU1442 制造商:AD 制造商全称:Analog Devices 功能描述:SigmaDSP Digital Audio Processor
ADAU1442YSVZ-3A 功能描述:IC SIGMADSP 28B 175MHZ 100TQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP(10x10) 包装:Digi-Reel® 其它名称:497-11050-6
ADAU1442YSVZ-3A-RL 功能描述:IC SIGMADSP 28B 175MHZ 100TQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP(10x10) 包装:Digi-Reel® 其它名称:497-11050-6