参数资料
型号: ADAV4601BSTZ
厂商: Analog Devices Inc
文件页数: 48/60页
文件大小: 0K
描述: IC AUDIO CODEC PROCESSOR 80-LQFP
标准包装: 1
系列: SigmaDSP®
类型: 音频处理器
应用: TV
安装类型: 表面贴装
封装/外壳: 80-LQFP
供应商设备封装: 80-LQFP(14x14)
包装: 托盘
ADAV4601
Rev. B | Page 52 of 60
Address 0x000A Misc Control Register (Default: 0x0800)
Table 51.
Bit No.
Bit Name
Description
Default
Bit[15]
PWM ready flag (read-only)
Indicates the current status of the PWM ready pin. When PWM ready is low, the
PWM is not enabled. When PWM ready is high, the PWM is enabled and stable.
0
0b = PWM ready pin low
1b = PWM ready pin high
Bit[14]
Enable selected PWM channels
When enabled, all PWM channels selected by Bits[10:7] can be used.
0
0b = all PWM channels disabled
1b = selected PWM channels enabled
Bit[13]
MCLK_OUT CLK type select
Used to configure the MCLK_OUT pin.
0
0b = crystal frequency on MCLK_OUT
1b = internally generated clocks on MCLK_OUT
Bit[12]
PWM enable/disable patterns
Enables the enable/disable patterns for the PWM block.
0
0b = enable/disable pattern not used
1b = use enable/disable pattern
Bit[11]
DAC mod offset
Adds dc offset to the DAC Σ-Δ modulator to eliminate idle tones. It is recommended
that this bit be disabled before the ADC/DAC engine is powered up in
Control Register 0x0007[1].
1
0b = enabled
1b = disabled
Bit[10]
PWM Enable 4
The PWM outputs are disabled by default, which means that the outputs are
at GND. When this bit is set to 1 and Bit[14] of this register is set to 1, then the
PWM Enable 4 channel is enabled.
0
0b = disabled
1b = enabled
Bit[9]
PWM Enable 3
The PWM outputs are disabled by default, which means that the outputs are
at GND. When this bit is set to 1 and Bit[14] of this register is set to 1, then the
PWM Enable 3 channel is enabled.
0
0b = disabled
1b = enabled
Bit[8]
PWM Enable 2
The PWM outputs are disabled by default, which means that the outputs are
at GND. When this bit is set to 1 and Bit[14] of this register is set to 1, then the
PWM Enable 2 channel is enabled.
0
0b = disabled
1b = enabled
Bit[7]
PWM Enable 1
The PWM outputs are disabled by default, which means that the outputs are
at GND. When this bit is set to 1 and Bit[14] of this register is set to 1, then the
PWM Enable 1 channel is enabled.
0
0b = disabled
1b = enabled
Bit[6]
SRC2 lock (read-only)
Set to 1 when the sample rate converter (SRC) locks to the incoming data,
indicating the data is valid.
0
0b = not locked
1b = locked
Bit[5]
SRC1 lock (read-only)
Set to 1 when the sample rate converter (SRC) locks to the incoming data,
indicating the data is valid.
0
0b = not locked
1b = locked
Bit[4]
MCLK_OUT enable
Enables the clock chosen by Bit[13] and Bits[3:1] to be output on the MCLK_OUT pin.
0
0b = MCLK_OUT function disabled
1b = MCLK_OUT function enabled
相关PDF资料
PDF描述
ADAV4622BSTZ IC AUD PRO ATV/SIF DECODE 80LQFP
ADCLK846BCPZ-REEL7 IC CLK BUFFER 1:6 1.2GHZ 24LFCSP
ADCLK854BCPZ IC CLOCK BUFFER MUX 2:12 48LFCSP
ADCLK907BCPZ-WP IC CLK/DATA BUFF DVR 1:1 16LFCSP
ADCLK914BCPZ-WP IC CLK/DATA BUFF DVR 1:1 16LFCSP
相关代理商/技术参数
参数描述
ADAV4622 制造商:AD 制造商全称:Analog Devices 功能描述:Audio Processor for Advanced TV with Sound IF Demodulator and Stereo Decoder
ADAV4622BSTZ 功能描述:IC AUD PRO ATV/SIF DECODE 80LQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP(10x10) 包装:Digi-Reel® 其它名称:497-11050-6
ADAV4-KIT-1 制造商:Wiebetech 功能描述:Combo Dock Kit #1 for Weibetech Ultradock Series
ADAV801 制造商:AD 制造商全称:Analog Devices 功能描述:Audio Codec for Recordable DVD
ADAV801AST 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk