参数资料
型号: ADCLK846/PCBZ
厂商: Analog Devices Inc
文件页数: 11/16页
文件大小: 0K
描述: BOARD EVALUATION FOR ADCLK846
设计资源: Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121)
标准包装: 1
主要目的: 计时,时钟缓冲器 / 驱动器 / 接收器 / 变换器
已用 IC / 零件: ADCLK846
主要属性: 6 LVDS/12 CMOS 输出
次要属性: CMOS,LVDS 输出
已供物品:
ADCLK846
Rev. B | Page 4 of 16
TIMING CHARACTERISTICS
Table 2.
Parameter
Symbol
Min
Typ
Max
Unit
Conditions
LVDS OUTPUTS
Termination = 100 Ω differential; 3.5 mA
Output Rise/Fall Time
tR, tF
135
235
ps
20% to 80% measured differentially
Propagation Delay, CLK-to-LVDS Output
tPD
1.5
2.0
2.7
ns
VICM = VREF, VID = 0.5 V
Temperature Coefficient
2.0
ps/°C
Output Skew1
All LVDS Outputs on the Same Part
65
ps
All LVDS Outputs Across Multiple Parts
390
ps
Additive Time Jitter
Integrated Random Jitter
54
fs rms
BW = 12 kHz to 20 MHz, CLK = 1000 MHz
74
fs rms
BW = 50 kHz to 80 MHz, CLK = 1000 MHz
86
fs rms
BW = 10 Hz to 100 MHz, CLK = 1000 MHz
Broadband Random Jitter2
150
fs rms
Input slew rate = 1 V/ns
Crosstalk-Induced Jitter
260
fs rms
Calculated from spur energy with an interferer
10 MHz offset from carrier
CMOS OUTPUTS
Termination = open
Output Rise/Fall Time
tR, tF
525
950
ps
20% to 80%; CMOS load = 10 pF
Propagation Delay, CLK-to-CMOS Output
tPD
2.5
3.2
4.2
ns
10 pF load
Temperature Coefficient
2.2
ps/°C
Output Skew2
All CMOS Outputs on the Same Part
175
ps
All CMOS Outputs Across Multiple Parts
640
ps
Additive Time Jitter
Integrated Random Jitter
56
fs rms
BW = 12 kHz to 20 MHz, CLK = 200 MHz
Broadband Random Jitter3
100
fs rms
Input slew = 2 V/ns; see Figure 11
Crosstalk-Induced Jitter
260
fs rms
Calculated from spur energy with an interferer
10 MHz offset from carrier
LVDS-TO-CMOS OUTPUT SKEW2
LVDS Output(s) and CMOS Output(s)
on the Same Part
0.8
1.6
ns
CMOS load = 10 pF and LVDS load = 100 Ω
1 This is the difference between any two similar delay paths while operating at the same voltage and temperature.
2 Measured at rising edge of clock signal.
3 Calculated from SNR of ADC method.
相关PDF资料
PDF描述
GBA24DTMT CONN EDGECARD 48POS R/A .125 SLD
DC1562A-L BOARD EVAL LTC6994-2
H8PPS-4036G DIP CABLE - HDP40S/AE40G/HDP40S
GEA35DTMN CONN EDGECARD 70POS R/A .125 SLD
VE-J01-EZ-S CONVERTER MOD DC/DC 12V 25W
相关代理商/技术参数
参数描述
ADCLK854 制造商:AD 制造商全称:Analog Devices 功能描述:1.8 V, 12-LVDS/24-CMOS Output, Low Power Clock Fanout Buffer
ADCLK854/PCBZ 功能描述:BOARD EVALUATION FOR ADCLK845 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
ADCLK854BCPZ 功能描述:IC CLOCK BUFFER MUX 2:12 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:- 产品培训模块:High Bandwidth Product Overview 标准包装:1,000 系列:Precision Edge® 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:4 差分 - 输入:输出:是/是 输入:CML,LVDS,LVPECL 输出:CML 频率 - 最大:2.5GHz 电源电压:2.375 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR)
ADCLK854BCPZ-REEL7 功能描述:IC CLOCK BUFFER MUX 2:12 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:- 标准包装:74 系列:- 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL,LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:管件
ADCLK905 制造商:AD 制造商全称:Analog Devices 功能描述:Ultrafast SiGe ECL Clock/Data Buffers