- 您现在的位置：买卖IC网 > PDF目录10735 > ADCMP572BCPZ-WP (Analog Devices Inc)IC COMPARATOR CML 3.3-5V 16LFCSP PDF资料下载
参数资料
| 型号： | ADCMP572BCPZ-WP |
| 厂商： | Analog Devices Inc |
| 文件页数： | 3/16页 |
| 文件大小： | 0K |
| 描述： | IC COMPARATOR CML 3.3-5V 16LFCSP |
| 标准包装： | 50 |
| 类型： | 带锁销 |
| 元件数： | 1 |
| 输出类型： | CML，补充型 |
| 电压 - 电源，单路/双路(±)： | 3.1 V ~ 5.4 V |
| 电压 - 输入偏移（最小值）： | 2mV @ 3.3V |
| 电流 - 输入偏压（最小值）： | 25µA @ 3.3V |
| 电流 - 输出（标准）： | 20mA |
| 电流 - 静态（最大值）： | 52mA |
| CMRR, PSRR（标准）： | 65dB CMRR，74dB PSRR |
| 传输延迟（最大）： | 0.165ns |
| 磁滞： | ±1mV |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 16-VFQFN 裸露焊盘，CSP |
| 安装类型： | 表面贴装 |
| 包装： | 托盘 - 晶粒 |
| 配用： | EVAL-ADCMP572BCPZ-ND - BOARD EVALUATION ADCMP572BCP |
ADCMP572/ADCMP573
Rev. A | Page 11 of
COMPARATOR HYSTERESIS
The addition of hysteresis to a comparator is often desirable in a
noisy environment or when the differential input amplitudes are
relatively small or slow moving, but excessive hysteresis has a
cost in degraded accuracy and slew-induced timing shifts. The
transfer function for a comparator with hysteresis is shown in
Figure 19. If the input voltage approaches the threshold (0.0 V
in this example) from the negative direction, the comparator
switches from low to high when the input crosses +VH/2. The
new switching threshold becomes VH/2. The comparator
remains in the high state until the threshold VH/2 is crossed
from the positive direction. In this manner, noise centered on
0.0 V input does not cause the comparator to switch states
unless it exceeds the region bounded by ±VH/2.
16
OUTPUT
VOL
VOH
INPUT
0
+VH
2
–VH
2
04409-005
Figure 19. Comparator Hysteresis Transfer Function
The customary technique for introducing hysteresis into a
comparator uses positive feedback from the output back to the
input. A limitation of this approach is that the amount of
hysteresis varies with the output logic levels, resulting in
hysteresis that can be load dependent and is not symmetrical
about the threshold. The external feedback network can also
introduce significant parasitics, which reduce high speed
performance and can even induce oscillation in some cases.
The ADCMP572/ADCMP573 comparators offer a program-
mable hysteresis feature that can significantly improve the
accuracy and stability of the desired hysteresis. By connecting
an external pull-down resistor from the HYS pin to GND, a
variable amount of hysteresis can be applied. Leaving the HYS
pin disconnected disables the feature, and hysteresis is then less
than 1 mV as specified. The maximum hysteresis that can be
applied using this method is approximately ±25 mV with the
pin grounded. Figure 20 illustrates the amount of hysteresis
applied as a function of external resistor value. The advantages
of applying hysteresis in this manner are improved accuracy,
stability, and reduced component count. An external bypass
capacitor is not recommended on the HYS pin because it would
likely degrade the jitter performance of the device. The
hysteresis pin could also be driven by a CMOS DAC. It is biased
to approximately 250 mV and has an internal series resistance
of 600 Ω.
0
10
20
30
40
50
60
H
YSTER
ESIS
(
m
V)
23
0
1
456
RHYS (kΩ)
04409-043
Figure 20. Hysteresis vs. RHYS Control Resistor
MINIMUM INPUT SLEW RATE REQUIREMENTS
As with all high speed comparators, a minimum slew rate
requirement must be met to ensure that the device does not
oscillate as the input signal crosses the threshold. This
oscillation is due in part to the high input bandwidth of the
comparator and the feedback parasitics inherent in the package.
A minimum slew rate of 50 V/μs should ensure clean output
transitions from the ADCMP572/ADCMP573 comparators.
The slew rate may be too slow for other reasons. The extremely
high bandwidth of these devices means that broadband noise
can be a significant factor when input slew rates are low. There
will be at least 120 μv of thermal noise generated over the full
comparator bandwidth by two 50 Ω terminations at room
temperature. With a slew rate of only 50 V/μs the input will be
inside this noise band for over 2 ps, rendering the comparator’s
jitter performance of 200 fs moot. Raising the slew rate of the
input signal and/or reducing the bandwidth over which this
resistance is seen at the input can greatly reduce jitter.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J4V-MY-F4 | CONVERTER MOD DC/DC 5.8V 50W |
| VI-JNW-MY-F2 | CONVERTER MOD DC/DC 5.5V 50W |
| VE-2WN-MY-B1 | CONVERTER MOD DC/DC 18.5V 50W |
| VE-2N4-CV-B1 | CONVERTER MOD DC/DC 48V 150W |
| VE-2WM-MY-B1 | CONVERTER MOD DC/DC 10V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADCMP572XCP | 制造商:Analog Devices 功能描述:CML ULTRAFAST 3.3V SINGLE SUPPLY COMPARATOR - Bulk |
| ADCMP573 | 制造商:AD 制造商全称:Analog Devices 功能描述:Ultrafast 3.3 V Single-Supply Comparators |
| ADCMP573BCP | 制造商:Analog Devices 功能描述:COMPARATOR SGL 5.4V 16LFCSP EP - Bulk |
| ADCMP573BCP-R2 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADCMP573BCPRL7 | 制造商:AD 功能描述:NEW |
发布紧急采购，3分钟左右您将得到回复。