- 您现在的位置：买卖IC网 > PDF目录373995 > ADM1041AARQZ (ANALOG DEVICES INC) Secondary-Side Controller with Current Share and Housekeeping PDF资料下载
参数资料
| 型号： | ADM1041AARQZ |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 通信及网络 |
| 英文描述： | Secondary-Side Controller with Current Share and Housekeeping |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PDSO24 |
| 封装： | LEAD FREE, MO-137AE, QSOP-24 |
| 文件页数： | 33/56页 |
| 文件大小： | 991K |
| 代理商： | ADM1041AARQZ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
ADM1041A
SMBus PROTOCOLS FOR RAM AND EEPROM
The ADM1041A contains volatile registers (RAM) and
nonvolatile EEPROM. RAM occupies the address locations
from 00h to 7Fh, while EEPROM occupies the address locations
from 8000h to 813Fh.
Rev. 0 | Page 33 of 56
The SMBus specification defines several protocols for different
types of read and write operations. The protocols used in the
ADM1041A are described and illustrated in this section. The
following abbreviations are used in the diagrams:
S
Start
P
Stop
R
Read
W
Write
A
Acknowledge
A
No Acknowledge
The ADM1041A uses the following SMBus write protocols.
SMBus Erase EEPROM Page Operations
EEPROM memory can be written to only if it is effectively
unprogrammed. Before writing to one or more locations that
are already programmed, the page containing those locations
must be erased. EEPROM ERASE is performed by sending a
page erase command byte (A2h) followed by the page location
of the item to be erased. (There is no need to set an erase bit in
an EEPROM control/status register.)
The EEPROM consists of 16 pages of 32 bytes each; the register
default EEPROM consists of 1 page of 32 bytes starting at
8100h.
Table 7. EEPROM Page Layout
Page No.
EEPROM Location
1
8000h to 801Fh
2
8020h to 803Fh
3
8040h to 805Fh
4
8060h to 807Fh
5
8080h to 809Fh
6
80A0h to 80BFh
7
80C0h to 80DFh
8
80E0h to 80FFh
9
8100h to 811Fh
10
8120h to 813Fh
11
8140h to 815Fh
12
8160h to 817Fh
13
8180h to 819Fh
14
81A0h to 81BFh
15
81C0h to 81DFh
16
81E0h to 81FFh
Description
Available FRU
Available FRU
Available FRU
Available FRU
Available FRU
Available FRU
Available FRU
Available FRU
Configuration Boot Registers
ADI Registers
Available FRU
Available FRU
Available FRU
Available FRU
Available FRU
ADI Registers
The EEPROM page address consists of the EEPROM address
high byte, 80h for FRU or 81h for register default, and the three
MSBs of the low byte. The lower five bits of the EEPROM
address of the low byte are ignored during an erase operation.
ASLAVE
S
EEPROM
HIGH BYTE
(80h OR 81h)
ARBITRARY
DATA
EEPROM
LOW BYTE
(00h TO FFh)
COMMAND A2h
(PAGE ERASE)
W A
A P
A
A
7
A
10
8
11 12
9
2
1
6
4
3
5
0
Figure 28. EEPROM Page Erase Operation
Page erasure takes approximately 20 ms. If the EEPROM is
accessed before erasure is complete, the SMBus responds with
No Acknowledge.
Figure 29 shows the peak IDD supply current during an
EEPROM page erase operation. Decoupling capacitors of 10 μF
and 100 nF are recommended on V
DD
.
0
Figure 29. EEPROM Page Erase Peak I
DD
Current
SMBus Write Operations
Send Byte
In this operation, the master device sends a single command
byte to a slave device, as follows:
1.
2.
The master device asserts a start condition on SDA.
The master sends the 7-bit slave address followed by the
write bit (low).
The addressed slave device asserts ACK on SDA.
The master sends a command code.
The slave asserts ACK on SDA.
The master asserts a stop condition on SDA and the
transaction ends.
In the ADM1041A, the send byte protocol is used to write a
register address to RAM for a subsequent single-byte read from
the same address or block read or write starting at that address.
This is illustrated in Figure 30.
3.
4.
5.
6.
SLAVE
ADDRESS
S
RAM
ADDRESS
(00h TO 7Fh)
W A
A P
4
5
6
2
1
3
0
Figure 30. Setting a RAM Address for Subsequent Read
相关PDF资料 |
PDF描述 |
|---|---|
| ADM1041AARQZ-REEL | Secondary-Side Controller with Current Share and Housekeeping |
| ADM1041AARQZ-REEL7 | Secondary-Side Controller with Current Share and Housekeeping |
| ADM1052 | Precision Dual Voltage Regulator Controller |
| ADM1052JR | Precision Dual Voltage Regulator Controller |
| ADM1060 | DIP Socket; No. of Contacts:56; Pitch Spacing:0.07"; Row Spacing:0.6"; Terminal Type:PC Board; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):No RoHS Compliant: Yes |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADM1041AARQZ-REEL | 功能描述:IC SECONDARY SIDE CTRLR 24QSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 电源控制器，监视器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 应用:多相控制器 输入电压:- 电源电压:9 V ~ 14 V 电流 - 电源:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（5x5） 包装:带卷 (TR) |
| ADM1041AARQZ-REEL7 | 功能描述:IC SECONDARY SIDE CTRLR 24QSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 电源控制器，监视器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 应用:多相控制器 输入电压:- 电源电压:9 V ~ 14 V 电流 - 电源:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（5x5） 包装:带卷 (TR) |
| ADM1041A-EVALZ | 功能描述:BOARD EVAL FOR ADM1041A RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 标准包装:1 系列:- 主要目的:DC/DC，步降 输出及类型:1，非隔离 功率 - 输出:- 输出电压:3.3V 电流 - 输出:3A 输入电压:4.5 V ~ 28 V 稳压器拓扑结构:降压 频率 - 开关:250kHz 板类型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名称:497-12113STEVAL-ISA094V1-ND |
| ADM1041ARQ | 功能描述:IC PWR SUPP MON/LOAD SHAR 24QSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 电源控制器，监视器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 应用:多相控制器 输入电压:- 电源电压:9 V ~ 14 V 电流 - 电源:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（5x5） 包装:带卷 (TR) |
| ADM1041ARQ-2 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。