- 您现在的位置：买卖IC网 > PDF目录373995 > ADM1060 (Analog Devices, Inc.) DIP Socket; No. of Contacts:56; Pitch Spacing:0.07"; Row Spacing:0.6"; Terminal Type:PC Board; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):No RoHS Compliant: Yes PDF资料下载
参数资料
| 型号： | ADM1060 |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | DIP Socket; No. of Contacts:56; Pitch Spacing:0.07"; Row Spacing:0.6"; Terminal Type:PC Board; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):No RoHS Compliant: Yes |
| 中文描述： | 通信系统监控/排序电路 |
| 文件页数： | 27/45页 |
| 文件大小： | 303K |
| 代理商： | ADM1060 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页
ADM1060 LOGIC
ADM1060
–
27
–
REV. PrJ 11/02
PRELIMINARY TECHNICAL DATA
PROGRAMMABLE DE LAY BLOCK
Each output of the PLBA is fed into a separate Program-
mable Delay Block (PDB). T he PDB enables the user to
add a delay to the logic block output before it is applied to
either a PDO or one of the other PLB
’
s (the output of a
PLB can be the input to any of the other PLB
’
s- not it-
self). T he PDB operation is similar to that of the glitch
filter (discussed in the SFD section). T here is an impor-
tant difference between the 2 functions, however. T he
delay on the falling edge of an input to the PDB can be
programmed independently of the rising edge. T his al-
lows the user to program the length of the pulse outputted
from the PDB. T hus, for instance, the width of the pulse
from the Watchdog Fault Detector can be adjusted, or the
user can ensure that a supply supervised by one of the
SFD
’
s is within its UV/OV range for a programmed pe-
riod of time before asserting a PDO. A delay of between
0ms and 500ms can be programmed in the PnPDBT IM
registers. 4 bits each are used to program the rising edge
and falling edge. Once programmed, the PDB operates as
follows. If the user programs a delay on the rising edge
of, say, 200ms, the PDB looks for a rising edge on the
input. Once it sees the edge it starts a timer. If the input
remains high and the timer reaches 200ms, then the PDB
immediately outputs a rising edge. If the input falls low
before the timer has reached 200ms then no edge is out-
putted from the PDB and the timer is reset. Because there
is separate control over the falling edge, if no delay is
programmed on the falling edge, the delay defaults to 0
and a falling edge on the input will immediately appear on
the output. If a falling edge delay is programmed, then
the PDB operates exactly the opposite to the way it does
for a rising edge. Again, if a delay of, say, 200ms is pro-
grammed on the falling edge, the PDB looks for a falling
edge on the input. Once it sees the edge, it again starts a
timer. If the input remains low and the timer reaches
200ms, then the output transitions from high to low. A
valid rising edge must appear at the output before a falling
edge delay can be activated. T he function of the PDB is
illustrated in figure 6 below.
Aside from the extra timing flexibility offered, the pro-
grammable delay also provides a crude form of filtering.
In much the same way as the Glitch Filter operates, an
input must be high (or low) for a programmed period of
time before being seen on the output. T ransients which
are shorter that the programmed timeouts will not appear
on the output. T he bitmap for the register which controls
both the rising and falling edges is shown overleaf:-
Figure 6. Functionality of the Programmable Delay Block (PDB)
#*#00$#+$'0$
#*#00$%'0$21
-)&'
-&'&'
#*#00$#+$'0$
#*#00$#+$'0$
#*#00$%'0$
'1
'#+$
'1
'#+$'%
'1
'#+$'%
'1
'#+$
'%
'
'1
'#+$
'%
'
#*#00$#+$'0$
#*#00$%'0$
'1
'#+$
'%
'
'1
'#+$
'%
'
'1
'#+$
#*#00)*#+$'0$)3
#*#00)*#+$'0$)%'0$
-&'&'
-)&'
相关PDF资料 |
PDF描述 |
|---|---|
| ADM1060ARU | CON-HDR64POS2ROW 4WALL.1X.1SP,RTANG,LOPF |
| ADM1064 | Super Sequencer with Voltage Readback ADC |
| ADM1064ACP | Super Sequencer with Voltage Readback ADC |
| ADM1064ACP-REEL | Super Sequencer with Voltage Readback ADC |
| ADM1064ACP-REEL7 | Super Sequencer with Voltage Readback ADC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADM1060ARU | 功能描述:IC SUPERVIS/SEQUENC 7-CH 28TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:Super Sequencer® 标准包装:1 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:高有效 复位超时:- 电压 - 阀值:1.8V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:6-TSOP（0.059"，1.50mm 宽）5 引线 供应商设备封装:5-TSOP 包装:剪切带 (CT) 其它名称:NCP301HSN18T1GOSCT |
| ADM1060ARUCS0001R7 | 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
| ADM1060ARUCS0100R7 | 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
| ADM1060ARUCS0101R7 | 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
| ADM1060ARUCS0102R7 | 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。