- 您现在的位置：买卖IC网 > PDF目录373995 > ADM1060 (Analog Devices, Inc.) DIP Socket; No. of Contacts:56; Pitch Spacing:0.07"; Row Spacing:0.6"; Terminal Type:PC Board; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):No RoHS Compliant: Yes PDF资料下载
参数资料
| 型号： | ADM1060 |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | DIP Socket; No. of Contacts:56; Pitch Spacing:0.07"; Row Spacing:0.6"; Terminal Type:PC Board; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):No RoHS Compliant: Yes |
| 中文描述： | 通信系统监控/排序电路 |
| 文件页数： | 29/45页 |
| 文件大小： | 303K |
| 代理商： | ADM1060 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页
ADM1060 OUTPUTS
ADM1060
–
29
–
REV. PrJ 11/02
PRELIMINARY TECHNICAL DATA
PR OGR A MMA BL E D R IVE R OUT PUT S
T he ADM1060 has 9 Programmable Driver Outputs
(PDO
’
s). T hese are the logic outputs of the device. Each
PDO is normally controlled by a PDB. T hus, the PDO
’
s
can be set up assert when the conditions on the PDB are
met (eg) the SFD
’
s are in tolerance, the levels on the GPI
are correct, the Watchdog timer has not timed out etc.
T he PDO
’
s can be used for a number of functions (eg)
provide a POWER_GOOD signal when all the SFD
’
s are
in tolerance, provide a reset generator output if one of the
SFD
’
s goes out of spec. (which can be used as a status
signal for a DSP or other microprocessor), provide enable
signals for LDO
’
s on the supplies that the ADM1060 is
supervising etc.
T here are a number of pull up options on the PDO
’
s to
enable the user to program the output level.
T he outputs can be programmed to be:-
Open Drain (allows the user to connect an external
pull- up resistor)
Open Drain with weak internal pull-up to V
DD
Open Drain with strong internal pull-up to V
DD
Open Drain with weak internal pull-up to VP_n
Open Drain with strong internal pull-up to VP_n
Internally charge-pumped high drive (+12V)
T he last option is only available on PDO1- 4. T his allows
the user to directly drive the gate of an N- Channel FET
in the path of a power supply. T he required pull- up is
selected by programming bits 0 to 3 in PnPDOCFG
appropriately (see table overleaf).
T he data driving each of the PDO
’
s can come from one of
3 inputs. T hese inputs are enabled by a bit each in the
PnPDOCFG registers. T he inputs are:-
T he (delayed) output from the associated PLB (enabled
by setting bit CFG4 to 1)
Data which is driven directly over the SMBus interface
(enabled by setting bit CFG5 to1). When set in this
mode, the data from the PDB is disabled and the data on
the PDO is the data on CFG4. T hus the PDO can be
software controlled (eg) to initiate a software power up/
powerdown.
An On- Chip Clock (enabled by setting bit CFG6 to1).
A 100K Hz clock is available to clock an external device
(eg) a LED.
More detail of these data modes is given in the register
map overleaf.
T he default setup of each of the PDO
’
s is to be pulled low
by a weak (20k ) pulldown resistor. T his is also the setup
of the PDO
’
s on power- up until the registers are loaded
and the programmed conditions are latched. T he outputs
are actively pulled low once 1V or greater is seen at any of
VPn or VH. Until there is a 1V supply on the chip the
outputs are high impedance. T his provides a known
condition for the PDO
’
s during power- up. T he pulldown
can be overdriven if required (eg) tie an external pull- up
resistor to the PDO to ensure that the gate of a PMOS
device was not turned on.
T he register list and the bit map for the PDO
’
s is shown
below.
Figure 7. Programmable Driver Output
SEL
VP1
VP4
VDD
M_CLK
PDO
PDB_OUT
C
C
C
2
V
2
V
2
V
CFG4
VFET (PDO1-4 ONLY)
2
V
1
V
1
V
1
V
相关PDF资料 |
PDF描述 |
|---|---|
| ADM1060ARU | CON-HDR64POS2ROW 4WALL.1X.1SP,RTANG,LOPF |
| ADM1064 | Super Sequencer with Voltage Readback ADC |
| ADM1064ACP | Super Sequencer with Voltage Readback ADC |
| ADM1064ACP-REEL | Super Sequencer with Voltage Readback ADC |
| ADM1064ACP-REEL7 | Super Sequencer with Voltage Readback ADC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADM1060ARU | 功能描述:IC SUPERVIS/SEQUENC 7-CH 28TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:Super Sequencer® 标准包装:1 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:高有效 复位超时:- 电压 - 阀值:1.8V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:6-TSOP（0.059"，1.50mm 宽）5 引线 供应商设备封装:5-TSOP 包装:剪切带 (CT) 其它名称:NCP301HSN18T1GOSCT |
| ADM1060ARUCS0001R7 | 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
| ADM1060ARUCS0100R7 | 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
| ADM1060ARUCS0101R7 | 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
| ADM1060ARUCS0102R7 | 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。