参数资料
| 型号： | ADN2855ACPZ-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 6/20页 |
| 文件大小： | 0K |
| 描述： | IC CLK/RECOVERY MULTI 32LFCSP |
| 标准包装： | 1,500 |
| 类型： | 时钟和数据恢复（CDR） |
| PLL： | 是 |
| 主要目的： | GPON，BPON，GEPON |
| 输入： | CML |
| 输出： | LVDS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 200MHz |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-VQ（5x5） |
| 包装： | 带卷 (TR) |
ADN2855
Rev. A | Page 14 of 20
OUTPUT MODES
Parallel or Serial Output Mode
The output of the ADN2855 can be configured in a 4-bit
parallel output nibble mode, or it can be configured in a
serial output mode. The default mode of operation is for
the Rx data to be deserialized and output in a 4-bit nibble,
present at DATxP/DATxN, where the earliest bit is present
on DAT3P/DAT3N. Setting Bit CTRLC[5] = 1 reverses the
order of the DATxP/DATxN bus such that the earliest bit is
present on DAT0P/DAT0N.
Setting bit CTRLD[7] = 1 puts the device into serial output
mode. In this mode, the Rx data is present on DAT0P/DAT0N.
Double Data Rate Mode
The default output mode for the ADN2855 is for a 4-bit deseria-
lized output with a full rate output clock, where the output
data switches on the rising edge of the output clock. When
the ADN2855 is programmed to be in parallel output mode
(CTRLD[7] = 0), setting CTRLC[4] = 1 puts the ADN2855
clock output through divide-by-two circuitry, allowing direct
interfacing to FPGAs that support data clocking on both rising
and falling edges.
When the ADN2855 is in serial output mode (deserializer off),
CTRLD[7] = 1, the default is for a half rate output clock where
the data switches on both falling and rising edges of the output
clock. Setting CTRLD[0] = 1 sets the serial clock output into full
rate mode so that the output data switches only on the rising edges
of the output clock.
RxCLK Phase Adjust
The ADN2855 provides the option of adjusting the phase of the
output clock with respect to the parallel output data. In parallel
mode, the duration of each bit is 4 UI wide, due to the deserializa-
tion. There are three additional phase adjust options other than
the baseline (that is, CLK edge in the center of the data eye): +2 UI,
+0.5 UI, and 1.5 UI. The output clock phase adjustment feature
is accessed via CTRLC[3:2]. See Table 10 for details.
DISABLE OUTPUT BUFFERS
The ADN2855 provides the option of disabling the output buffers
for power savings. The clock output buffers can be disabled by
setting CTRLD[5] = 1. For additional power savings (for example,
in a low power standby mode), the data output buffers can also
be disabled by setting CTRLD[6] = 1.
相关PDF资料 |
PDF描述 |
|---|---|
| ADS1191IPBS | IC AFE 16BIT 8KSPS 1CH 32TQFP |
| ADS1222IPWTG4 | IC 24BIT ADC W/2CH MUX 14-TSSOP |
| ADS1234IPWG4 | IC ADC 24BIT BRDG SENSOR 28TSSOP |
| ADS1241EG4 | IC ADC 24-BIT SER PROGBL 28-SSOP |
| ADS1244IDGSTG4 | IC ADC LP CONVERT 24BIT 10-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADN2855XCPZ | 功能描述:IC CLK DATA REC GPON 200MHZ 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:上次购买时间 PLL:是 主要用途:GPON，BPON，GEPON 输入:CML 输出:LVDS 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:是/是 频率 - 最大值:200MHz 电压 - 电源:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-WFQFN 裸露焊盘 供应商器件封装:32-LFCSP-VQ（5x5） 标准包装:1 |
| ADN2860 | 制造商:AD 制造商全称:Analog Devices 功能描述:3-Channel Digital Potentiometer with Nonvolatile Memory |
| ADN2860ACPZ25 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADN2860ACPZ250 | 制造商:Analog Devices 功能描述: |
| ADN2860ACPZ250-RL7 | 功能描述:IC POT DGTL 3CH 250K 24-LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:2,500 系列:XDCP™ 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 ±300 ppm/°C 存储器类型:非易失 接口:I²C（设备位址） 电源电压:2.7 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。