参数资料
| 型号： | ADP1621ARMZ-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/32页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR PWM CM 10-MSOP |
| 标准包装： | 1 |
| PWM 型： | 电流模式 |
| 输出数： | 1 |
| 频率 - 最大： | 1.5MHz |
| 占空比： | 97% |
| 电源电压： | 2.9 V ~ 5.5 V |
| 降压： | 是 |
| 升压： | 是 |
| 回扫： | 是 |
| 反相： | 是 |
| 倍增器： | 是 |
| 除法器： | 是 |
| Cuk： | 是 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 10-TFSOP，10-MSOP（0.118"，3.00mm 宽） |
| 包装： | 标准包装 |
| 产品目录页面： | 791 (CN2011-ZH PDF) |
| 配用： | ADP1621-EVALZ-ND - BOARD EVALUATION FOR ADP1621 |
| 其它名称： | ADP1621ARMZ-R7DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
Data Sheet
CURRENT LIMIT
The current limit is achieved by the COMP voltage clamp, owing
to the current-mode operation of the ADP1621. A detailed
explanation of how the current limit is determined can be found
in the Current Limit section of the Application Information:
UNDERVOLTAGE LOCKOUT
An internal undervoltage lockout (UVLO) circuit at the IN pin
holds the GATE voltage low when the IN voltage is below the
UVLO voltage, which is typically 2.5 V.
SHUTDOWN
The ADP1621 goes into shutdown approximately 50 μs after the
SDSN pin is pulled low or left floating. There is an internal 100 k?
resistor connected between SDSN and GND.
When the junction temperature of the ADP1621 reaches about
150°C, the ADP1621 goes into thermal shutdown and the GATE
ADP1621
SETTING THE OSCILLATOR FREQUENCY AND
SYNCHRONIZATION FREQUENCY
The free-running oscillator frequency, f OSC , is set by a resistor
from FREQ to GND. A 100 k? resistor sets the typical oscillator
frequency to 200 kHz, a 65 k? resistor sets it to 325 kHz, a 32 k?
resistor sets it to 600 kHz, and a 10 k? resistor sets it to 1.5 MHz.
1600
1500
1400
1300
1200
1100
1000
900
800
700
600
500
400
300
voltage is pulled low. When the junction temperature drops below
about 140°C, the ADP1621 resumes normal operation after the
soft start sequence.
SOFT START
200
100
0
0
20
40
60 80 100 120
R FREQ (k ? )
Figure 30. f OSC vs. R FREQ
140
160
180
200
The ADP1621 has an internal soft start circuit that ramps
the FB regulation voltage from 0 V to 1.215 V in 64 steps over
2048 clock oscillator cycles. This soft start ramp allows the
output voltage to slowly rise to the steady-state output voltage,
preventing input inrush current at startup.
INTERNAL SHUNT REGULATORS
The IN and PIN pins each have an internal shunt regulator that
allows the ADP1621 to operate over a wide input voltage range.
The shunt regulators limit the voltages at IN and PIN to about
5.5 V, allowing the use of logic-level MOSFETs independent of
the input and/or output voltage. The shunt regulator voltage can
reach 5.7 V at 10 mA. See Figure 9 for the I-V characteristics of
these shunt regulators.
The internal power is derived from the IN pin, whereas the
MOSFET gate driver (GATE) current comes from the power
input, PIN. By separating the two inputs, PIN can be driven
with an external small-signal NPN transistor to limit the power
The switching frequency can be synchronized to an external clock
by driving the SDSN pin with that clock signal. The SDSN pin
serves the two functions of shutdown control and frequency
synchronization input. If the SDSN input detects a low-to-high
transition within 10 μs of a high-to-low transition, it resets the
oscillator to synchronize to the frequency of the signal at SDSN.
The ADP1621 only synchronizes to frequencies greater than the
free-running switching frequency. To ensure proper synchronization
operation, set the synchronization frequency, f SYNC , to 1.2× the free-
running frequency, f OSC . The switching frequency, f SW , is equal to
f SYNC . Although the switching frequency can be synchronized to as
high as 1.8 MHz, the peak slope-compensation current decreases at
higher f SYNC . It is recommended that the maximum f SYNC be less than
1.4× of f OSC . The slope-compensation resistor, R S , should be chosen
for the synchronization frequency (see the Slope Compensation
section). For SDSN to detect a high input, the high state must
remain high for at least 100 ns.
loss in the PIN shunt regulator when the input voltage is higher
than 5.5 V. See Figure 37 for an example. The maximum currents
going into PIN and IN should not exceed 35 mA and 25 mA,
respectively.
Rev. B | Page 13 of 32
相关PDF资料 |
PDF描述 |
|---|---|
| ADP1707ARDZ-1.8-R7 | IC REG LDO 1.8V 1A 8-SOIC |
| ADP170AUJZ-2.5-R7 | IC REG LDO 2.5V .3A TSOT23-5 |
| ADP1711AUJZ-3.0-R7 | IC REG LDO 3V .15A TSOT-23-5 |
| ADP1713AUJZ-0.9-R7 | IC REG LDO 0.9V .3A TSOT-23-5 |
| ADP1715ARMZ-R7 | IC REG LDO ADJ .5A 8MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP1621-BL2-EVZ | 制造商:Analog Devices 功能描述:BLANK ADISIMPOWER EVAL ADP1621 - Boxed Product (Development Kits) |
| ADP1621-BL4-EVZ | 功能描述:BOARD EVALUATION FOR ADP1621 RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 标准包装:1 系列:- 主要目的:DC/DC，步降 输出及类型:1，非隔离 功率 - 输出:- 输出电压:3.3V 电流 - 输出:3A 输入电压:4.5 V ~ 28 V 稳压器拓扑结构:降压 频率 - 开关:250kHz 板类型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名称:497-12113STEVAL-ISA094V1-ND |
| ADP1621-EVAL | 制造商:AD 制造商全称:Analog Devices 功能描述:Constant-Frequency, Current-Mode Step-Up DC/DC Controller |
| ADP1621-EVALZ | 功能描述:BOARD EVALUATION FOR ADP1621 RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 标准包装:1 系列:- 主要目的:DC/DC，步降 输出及类型:1，非隔离 功率 - 输出:- 输出电压:3.3V 电流 - 输出:3A 输入电压:4.5 V ~ 28 V 稳压器拓扑结构:降压 频率 - 开关:250kHz 板类型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名称:497-12113STEVAL-ISA094V1-ND |
| ADP162ACBZ-1.2-R7 | 功能描述:IC REG LDO 1.2V .15A 4WLCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 其它有关文件:LD39015JXX12 View All Specifications 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:1.2V 输入电压:1.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:150mA 电流 - 限制（最小）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:4-WFBGA，FCBGA 供应商设备封装:4-覆晶（1.07x1.07） 包装:Digi-Reel® 其它名称:497-11958-6 |
发布紧急采购，3分钟左右您将得到回复。