参数资料
| 型号： | ADP1621ARMZ-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/32页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR PWM CM 10-MSOP |
| 标准包装： | 1 |
| PWM 型： | 电流模式 |
| 输出数： | 1 |
| 频率 - 最大： | 1.5MHz |
| 占空比： | 97% |
| 电源电压： | 2.9 V ~ 5.5 V |
| 降压： | 是 |
| 升压： | 是 |
| 回扫： | 是 |
| 反相： | 是 |
| 倍增器： | 是 |
| 除法器： | 是 |
| Cuk： | 是 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 10-TFSOP，10-MSOP（0.118"，3.00mm 宽） |
| 包装： | 标准包装 |
| 产品目录页面： | 791 (CN2011-ZH PDF) |
| 配用： | ADP1621-EVALZ-ND - BOARD EVALUATION FOR ADP1621 |
| 其它名称： | ADP1621ARMZ-R7DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
ADP1621
LAYOUT CONSIDERATIONS
Data Sheet
Layout is important for all switching regulators, but is par-
ticularly important for regulators with high switching frequencies.
To achieve high efficiency, good regulation, and stability, a well-
designed printed circuit board layout is required. A sample PCB
Follow these guidelines when designing printed circuit boards:
?
?
?
Avoid routing high impedance traces near any node con-
nected to the switch node (the MOSFET drain) or near
Inductor L1 to prevent radiated switching-noise injection.
Add an extra copper plane at the connection of the MOSFET
drain and the anode of the diode to help dissipate the heat
generated by losses in those components.
Avoid ground loops by having one central ground node on the
?
?
?
?
?
Keep the low ESR bypass input capacitor of 0.1 μF or higher
close to IN/PIN and GND.
Keep the high current path from Bulk Input Capacitor C1
through Inductor L1 and MOSFET M1 to PGND as short
as possible.
Keep the high current path from Bulk Input Capacitor C1
through Inductor L1, Diode D1, and Output Capacitor C OUT
to PGND as short as possible. Place C OUT as close to PGND
as possible to reduce ground bouncing.
Keep high current traces as short and wide as possible to
minimize parasitic series inductance, which causes spiking
and electromagnetic interference (EMI).
To minimize switching noise, the drain of the power MOSFET
should be placed very close to the inductor, and the source
of the MOSFET (or the bottom side of the sense resistor)
should be connected directly to the power GND plane. Use
wide copper traces on the drain and on the source of the
MOSFET to minimize parasitic inductance and resistance.
Parasitic inductance can lead to excessive ringing during
switching transitions, and parasitic resistance reduces the
converter efficiency. Make sure that the MOSFET selected
is capable of handling the total power loss (conduction plus
transition losses) in the application circuit.
?
?
?
?
?
PCB. If this is impractical, place the power ground with high
current levels physically closer to the PCB ground terminal.
The analog, low current-level ground should be placed farther
from the PCB ground terminal.
Minimize the length of the PCB trace between the GATE
pin and the MOSFET gate. The parasitic inductance in this
PCB trace can give rise to excessive voltage ringing at the
MOSFET gate and drain, as well as the regulator output. It
is recommended to add 5 ? of resistance for every inch of
PCB trace. This helps to reduce the overshoot and ringing at
the drain and the output. However, this added resistance
increases the rise and fall times of the MOSFET; thus, the
switching loss in the MOSFET is increased.
Place the feedback resistors as close to FB as possible to
prevent high frequency switching-noise injection.
Place the top of the upper feedback resistor, R1, as close
as possible to the top of C OUT for optimum output voltage
sensing.
If a current-sense resistor is connected between the source
of the MOSFET and PGND, ensure that the capacitance from
CS to PGND is minimized.
Place the compensation components as close as possible
to COMP.
V IN
C1
L1
GND
D1
C OUT1
SDSN
M1
GND
ADP1621
GATE
C OUT2
C OUT3
V OUT
R FREQ
REMOTE OUTPUT
SENSING
VIAS TO GND PLANE
VIAS TO 2ND LAYER
Figure 32. PCB Layout of the Circuit Shown in Figure 33 (2-layer PCB)
Rev. B | Page 20 of 32
相关PDF资料 |
PDF描述 |
|---|---|
| ADP1707ARDZ-1.8-R7 | IC REG LDO 1.8V 1A 8-SOIC |
| ADP170AUJZ-2.5-R7 | IC REG LDO 2.5V .3A TSOT23-5 |
| ADP1711AUJZ-3.0-R7 | IC REG LDO 3V .15A TSOT-23-5 |
| ADP1713AUJZ-0.9-R7 | IC REG LDO 0.9V .3A TSOT-23-5 |
| ADP1715ARMZ-R7 | IC REG LDO ADJ .5A 8MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP1621-BL2-EVZ | 制造商:Analog Devices 功能描述:BLANK ADISIMPOWER EVAL ADP1621 - Boxed Product (Development Kits) |
| ADP1621-BL4-EVZ | 功能描述:BOARD EVALUATION FOR ADP1621 RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 标准包装:1 系列:- 主要目的:DC/DC，步降 输出及类型:1，非隔离 功率 - 输出:- 输出电压:3.3V 电流 - 输出:3A 输入电压:4.5 V ~ 28 V 稳压器拓扑结构:降压 频率 - 开关:250kHz 板类型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名称:497-12113STEVAL-ISA094V1-ND |
| ADP1621-EVAL | 制造商:AD 制造商全称:Analog Devices 功能描述:Constant-Frequency, Current-Mode Step-Up DC/DC Controller |
| ADP1621-EVALZ | 功能描述:BOARD EVALUATION FOR ADP1621 RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 标准包装:1 系列:- 主要目的:DC/DC，步降 输出及类型:1，非隔离 功率 - 输出:- 输出电压:3.3V 电流 - 输出:3A 输入电压:4.5 V ~ 28 V 稳压器拓扑结构:降压 频率 - 开关:250kHz 板类型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名称:497-12113STEVAL-ISA094V1-ND |
| ADP162ACBZ-1.2-R7 | 功能描述:IC REG LDO 1.2V .15A 4WLCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 其它有关文件:LD39015JXX12 View All Specifications 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:1.2V 输入电压:1.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:150mA 电流 - 限制（最小）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:4-WFBGA，FCBGA 供应商设备封装:4-覆晶（1.07x1.07） 包装:Digi-Reel® 其它名称:497-11958-6 |
发布紧急采购，3分钟左右您将得到回复。