- 您现在的位置：买卖IC网 > PDF目录1776 > ADP1828ACPZ-R7 (Analog Devices Inc)IC REG CTRLR BUCK PWM VM 20LFCSP PDF资料下载
参数资料
| 型号： | ADP1828ACPZ-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/36页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 20LFCSP |
| 标准包装： | 1,500 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 720kHz |
| 占空比： | 93% |
| 电源电压： | 3 V ~ 20 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 20-WFQFN 裸露焊盘，CSP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
ADP1828
If the output voltage is precharged prior to turn-on, the ADP1828
prevents reverse inductor current, which would discharge the
output capacitor. Once the voltage at SS exceeds the regulation
voltage (typically 0.6 V), the reverse current is re-enabled to
allow the output voltage regulation to be independent of load
current.
When a controller is disabled or experiences any form of fault
condition, the soft start capacitor is discharged through an
internal 6 kΩ resistor, so that at restart or recovery from fault
the output voltage soft starts again.
ERROR AMPLIFIER
The ADP1828 error amplifier is an operational amplifier. The
ADP1828 senses the output voltage through an external resistor
divider at the FB pin. The FB pin is the inverting input to the
error amplifier. The error amplifier compares this feedback
voltage to the internal 0.6 V reference, and the output of the
error amplifier appears at the COMP pin. The COMP pin
voltage then directly controls the duty cycle of the switching
converter.
A series/parallel RC network is tied between the FB pin and the
COMP pin to provide the compensation for the buck converter
control loop. A detailed design procedure for compensating the
Regulator section.
The error amplifier output is clamped between a lower limit of
about 0.75 V and a higher limit of up to about 3.6 V, depending
on the VREG voltage. When the COMP pin is low, the switching
duty cycle goes to 0%, and when the COMP pin is high, the
switching duty cycle goes to the maximum.
The SS and TRK pins are auxiliary positive inputs to the error
amplifier. Whichever voltage is lowest (SS, TRK, or the internal
0.6 V reference) controls the FB pin voltage and the output. As
a consequence, if two of these inputs are close to each other, a
small offset is imposed on the error amplifier.
CURRENT-LIMIT SCHEME
The ADP1828 employs a programmable, cycle-by-cycle lossless
current-limit circuit that uses an inexpensive resistor to set the
threshold. Every switching cycle, the synchronous rectifier
turns on for a minimum time and the voltage drop across
the MOSFET R DSON is measured to determine if the current
is too high.
This measurement is done by an internal current-limit compa-
rator and an external current-limit setting resistor. The resistor
is connected between the switch node (that is the drain of the
rectifier MOSFET) and the CSL pin. The CSL pin, which is the
inverting input of the comparator, forces 50 μA through the
resistor to create an offset voltage drop across it.
the current-limit resistor, the inverting comparator input is
similarly forced below PGND and an overcurrent fault is
flagged.
The normal transient ringing on the switch node is ignored
for 100 ns after the synchronous rectifier turns on, so the over-
current condition must also persist for 100 ns for a fault to be
flagged.
When the ADP1828 senses an overcurrent condition, the next
switching cycle is suppressed, the soft start capacitor is discharged
through an internal 6 kΩ resistor, and the error amplifier output
voltage is pulled down. The ADP1828 remains in this mode for
as long as the overcurrent condition persists.
Note that the current-limit scheme in the ADP1828 is not the
same as a short-circuit protection. The ADP1828 does not go
into current foldback in the event of a short circuit. The short-
circuit output current is the current limit set by the R CL resistor
and is monitored cycle by cycle. When the overcurrent condition
is removed, operation resumes in soft start mode.
MOSFET DRIVERS
The DH pin drives the high-side switch MOSFET. This is a
boosted 5 V gate driver that is powered by a bootstrap capacitor
circuit. This configuration allows the high-side, N-channel
MOSFET gate to be driven above the input voltage, allowing
full enhancement and a low voltage drop across the MOSFET.
The bootstrap capacitor is connected from the SW pin to the
BST pin. A bootstrap Schottky diode connected from the PV
pin to the BST pin recharges the boost capacitor every time the
SW node goes low. Use a bootstrap capacitor value greater than
100× the high-side MOSFET input capacitance.
In practice, the switch node can run up to 24 V of input voltage,
and the boost nodes can operate more than 5 V above this to
allow full gate drive. The IN pin can be run from 3 V to 20 V.
The switching cycle is initiated by the internal clock signal. The
high-side MOSFET is turned on by the DH driver, and the SW
node goes high, pulling up on the inductor. When the internally
generated ramp signal crosses the COMP pin voltage, the switch
MOSFET is turned off and the low-side synchronous rectifier
MOSFET is turned on by the DL driver. Active break-before-
make circuitry as well as a supplemental fixed dead time are
used to prevent cross-conduction in the switches.
The DL pin provides the gate drive for the low-side MOSFET
synchronous rectifier. Internal circuitry monitors the external
MOSFETs to ensure break-before-make switching to prevent
cross-conduction. An active dead-time reduction circuit
reduces the break-before-make time of the switch to limit the
losses due to current flowing through the synchronous rectifier
body diode.
When the inductor current is flowing in the MOSFET rectifier,
its drain is forced below PGND by the voltage drop across its
R DSON . If the R DSON voltage drop exceeds the preset drop on
Rev. C | Page 16 of 36
相关PDF资料 |
PDF描述 |
|---|---|
| ADP1829ACPZ-R7 | IC REG CTRLR BUCK PWM VM 32LFCSP |
| ADP1850ACPZ-R7 | IC REG CTRLR BUCK PWM CM 32LFCSP |
| ADP1864AUJZ-R7 | IC REG CTRLR BUCK PWM TSOT23-6 |
| ADP1871ACPZ-0.6-R7 | IC REG CTRLR BUCK PWM CM 10LFCSP |
| ADP1873ARMZ-0.3-R7 | IC REG CTRLR BUCK PWM CM 10-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP1828-BL1-EVZ | 制造商:Analog Devices 功能描述:BLANK ADISIMPOWER EVAL ADP1828 - Boxed Product (Development Kits) |
| ADP1828-BL2-EVZ | 制造商:Analog Devices 功能描述:BLANK ADISIMPOWER EVAL ADP1828 - Boxed Product (Development Kits) |
| ADP1828HC-EVALZ | 功能描述:BOARD EVALUATION ADP1828HC RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ADP1828LC-EVALZ | 功能描述:BOARD EVALUATION ADP1828LC RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ADP1828YRQZ-R7 | 功能描述:IC REG CTRLR BUCK PWM VM 20-QSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:96% 电源电压:4 V ~ 36 V 降压:无 升压:是 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:24-WQFN 裸露焊盘 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。