参数资料
| 型号： | ADP7104ARDZ-3.3-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/28页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO 3.3V .5A 8SOIC |
| 标准包装： | 1,000 |
| 稳压器拓扑结构： | 正，固定式 |
| 输出电压： | 3.3V |
| 输入电压： | 最高 20V |
| 电压 - 压降（标准）： | 0.35V @ 500mA |
| 稳压器数量： | 1 |
| 电流 - 输出： | 500mA（最小值） |
| 电流 - 限制（最小）： | 625mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm Width）裸露焊盘 |
| 供应商设备封装： | 8-SOIC-EP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Data Sheet
ABSOLUTE MAXIMUM RATINGS
ADP7104
Table 3.
Parameter
VIN to GND
VOUT to GND
EN/UVLO to GND
PG to GND
SENSE/ADJ to GND
Storage Temperature Range
Operating Junction Temperature Range
Soldering Conditions
Rating
?0.3 V to +22 V
?0.3 V to +20 V
?0.3 V to VIN
?0.3 V to VIN
?0.3 V to VOUT
?65°C to +150°C
?40°C to +125°C
JEDEC J-STD-020
on PCB material, layout, and environmental conditions. The
specified values of θ JA are based on a 4-layer, 4 in. × 3 in. circuit
board. See JESD51-7 and JESD51-9 for detailed information on
the board construction. For additional information, see the
Ψ JB is the junction-to-board thermal characterization parameter
with units of °C/W. The package’s Ψ JB is based on modeling and
calculation using a 4-layer board. The JESD51-12, Guidelines for
Reporting and Using Electronic Package Thermal Information ,
states that thermal characterization parameters are not the same
Stresses above those listed under absolute maximum ratings
may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or
any other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL DATA
Absolute maximum ratings apply individually only, not in
combination. The ADP7104 can be damaged when the junction
temperature limit is exceeded. Monitoring ambient temperature
does not guarantee that T J is within the specified temperature
limits. In applications with high power dissipation and poor
thermal resistance, the maximum ambient temperature may
have to be derated.
In applications with moderate power dissipation and low PCB
thermal resistance, the maximum ambient temperature can
as thermal resistances. Ψ JB measures the component power
flowing through multiple thermal paths rather than a single
path as in thermal resistance, θ JB . Therefore, Ψ JB thermal paths
include convection from the top of the package as well as
radiation from the package, factors that make Ψ JB more useful
in real-world applications. Maximum junction temperature (T J )
is calculated from the board temperature (T B ) and power
dissipation (P D ) using the formula
T J = T B + ( P D × Ψ JB )
See JESD51-8 and JESD51-12 for more detailed information
about Ψ JB .
THERMAL RESISTANCE
θ JA and Ψ JB are specified for the worst-case conditions, that is, a
device soldered in a circuit board for surface-mount packages . θ JC
is a parameter for surface-mount packages with top mounted
heatsinks. θ JC is presented here for reference only.
exceed the maximum limit as long as the junction temperature
is within specification limits. The junction temperature (T J ) of
the device is dependent on the ambient temperature (T A ), the
power dissipation of the device (P D ), and the junction-to-ambient
thermal resistance of the package (θ JA ).
Table 4. Thermal Resistance
Package Type θ JA
8-Lead LFCSP 40.1
8-Lead SOIC 48.5
θ JC
27.1
58.4
Ψ JB
17.2
31.3
Unit
°C/W
°C/W
Maximum junction temperature (T J ) is calculated from the
ambient temperature (T A ) and power dissipation (P D ) using the
ESD CAUTION
formula
T J = T A + ( P D × θ JA )
Junction-to-ambient thermal resistance (θ JA ) of the package is
based on modeling and calculation using a 4-layer board. The
junction-to-ambient thermal resistance is highly dependent on
the application and board layout. In applications where high
maximum power dissipation exists, close attention to thermal
board design is required. The value of θ JA may vary, depending
Rev. F | Page 5 of 28
相关PDF资料 |
PDF描述 |
|---|---|
| HCC36DRTS | CONN EDGECARD 72POS DIP .100 SLD |
| ACC26DREH-S734 | CONN EDGECARD 52POS .100 EYELET |
| ABC26DREH-S734 | CONN EDGECARD 52POS .100 EYELET |
| ADP7104ARDZ-1.5-R7 | IC REG LDO 1.5V .5A 8SOIC |
| HCC35DRTI | CONN EDGECARD 70POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP7104ARDZ-5.0-R7 | 功能描述:IC REG LDO 5V .5A 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:800 系列:- 稳压器拓扑结构:正，固定式 输出电压:2.5V 输入电压:最高 16V 电压 - 压降（标准）:0.7V @ 4A 稳压器数量:1 电流 - 输出:4A 电流 - 限制（最小）:4.2A 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-6，D²Pak（5 引线+接片），TO-263BA 供应商设备封装:TO-263-5 包装:带卷 (TR) 其它名称:AP1184K525L-13AP1184K525LDITR |
| ADP7104ARDZ-9.0-R7 | 功能描述:IC REG LDO 9V .5A 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:800 系列:- 稳压器拓扑结构:正，固定式 输出电压:2.5V 输入电压:最高 16V 电压 - 压降（标准）:0.7V @ 4A 稳压器数量:1 电流 - 输出:4A 电流 - 限制（最小）:4.2A 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-6，D²Pak（5 引线+接片），TO-263BA 供应商设备封装:TO-263-5 包装:带卷 (TR) 其它名称:AP1184K525L-13AP1184K525LDITR |
| ADP7104ARDZ-R7 | 功能描述:IC REG LDO ADJ .5A 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:800 系列:- 稳压器拓扑结构:正，固定式 输出电压:2.5V 输入电压:最高 16V 电压 - 压降（标准）:0.7V @ 4A 稳压器数量:1 电流 - 输出:4A 电流 - 限制（最小）:4.2A 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-6，D²Pak（5 引线+接片），TO-263BA 供应商设备封装:TO-263-5 包装:带卷 (TR) 其它名称:AP1184K525L-13AP1184K525LDITR |
| ADP7104CP-EVAL | 制造商:Analog Devices 功能描述:EVAL LDO 20V0.3ALFCSPADP7102 制造商:Analog Devices 功能描述:ADP7104, LDO, CMOS, EVALUATION BOARD |
| ADP7104CP-EVALZ | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。