f
MOD/2
FLAG
1.05V
REF
AINN
AINP
J
Q
IABSI
K
DataRead
Reset
AINP
AINN(%V
)
-
R
EF
FLAG
Bit
+105
-105
0
(Conversions)
0
1
SBAS424D
– JUNE 2009 – REVISED AUGUST 2011
MODULATOR OVERLOAD BEHAVIOR
ADS1259 recovers as normal. Note that the linear
input range is
±100mV beyond the analog supply
The ADS1259 modulator is inherently stable and
voltages; with input levels greater than this range,
therefore has predictable recovery behavior resulting
use care to limit the input current to 100mA peak
from an input overdrive condition. The modulator
transient (10mA continuous).
does not exhibit the self-resetting behavior of other
modulator types, which often results in unstable
INPUT OUT-OF-RANGE DETECTION (FLAG)
output conversion results when overdriven.
The ADS1259 has a fast-responding out-of-range
The ADS1259 modulator outputs a 1s density data
circuit that triggers when the differential input exceeds
stream at 90% duty cycle with the positive full-scale
+105%
or
–105%
of
FSR
(
±1.05
VREF). The
input signal applied (10% duty cycle with the negative
out-of-range
circuit
latches
the
result
of
the
full-scale signal). If the input is overdriven past 90%
comparator output and appends the result as either
modulation, but below 100% modulation (10% and
the LSB of conversion data or as bit 7 of the data
0%
for
negative
overdrive,
respectively),
the
checksum byte. After the conversion data are read, or
modulator remains stable and continues to output the
after a new conversion is started, the comparator
1s density data stream. The digital filter may or may
not clip the output codes to +FS or
–FS, depending
detection block diagram and the detection operation,
on the duration of the overdrive. When the input is
returned to the normal range from a long duration
Bit section for more detail.
overdrive
(worst
case),
the
modulator
returns
immediately to the normal range, but the group delay
of the digital filter delays the return of the conversion
result to within the linear range (one reading for the
sinc1 filter and two readings for completely settled
data).
If the inputs are sufficiently overdriven to drive the
modulator to full duty cycle (that is, all 1s or all 0s),
the modulator enters a stable saturated state. The
Figure 34. Input Out-Of-Range Detect Block
digital output code may clip to +FS or
–FS, again
Diagram
depending on the duration. A small duration overdrive
may not always clip the output code. When the input
returns to the normal range, the modulator requires
up to 12 modulator clock cycles (fMOD) to exit
saturation and return to the linear region. The digital
filter requires two additional conversions (sinc1, more
for sinc2) for fully settled data.
In the extreme case of over-range, either input is
overdriven
exceeding
that
either
analog
supply
voltage plus an internal ESD diode drop. The internal
ESD diodes begin to conduct and the signal on the
input is clipped. If the differential input signal range is
Figure 35. Input Out-Of-Range Detect Operation
not exceeded, the modulator remains in linear
operation. If the differential input signal range is
exceeded, the modulator is saturated but stable, and
outputs all 1s or 0s. When the input overdrive is
removed, the diodes recovery quickly and the
14
Copyright
2009–2011, Texas Instruments Incorporated