- 您现在的位置：买卖IC网 > PDF目录10606 > ADS62P44IRGCT (Texas Instruments)IC ADC 14BIT DUAL 105MSPS 64VQFN PDF资料下载
参数资料
| 型号： | ADS62P44IRGCT |
| 厂商： | Texas Instruments |
| 文件页数： | 77/78页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT DUAL 105MSPS 64VQFN |
| 产品培训模块： | Data Converter Basics |
| 标准包装： | 1 |
| 位数： | 14 |
| 采样率（每秒）： | 105M |
| 数据接口： | 串行，并联 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘 |
| 供应商设备封装： | 64-VQFN 裸露焊盘（9x9） |
| 包装： | 标准包装 |
| 输入数目和类型： | 2 个差分，单极 |
| 其它名称： | 296-23137-6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页当前第77页第78页
SLAS561C
– JULY 2007 – REVISED FEBRUARY 2012
TIMING CHARACTERISTICS
– LVDS AND CMOS MODES
(1)
Typical values are specified at 25
°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock,
1.5 VPP clock amplitude, CL = 5 pF
(2), I
O = 3.5 mA, RL = 100
(3), no internal termination, unless otherwise noted.
Min and max values are specified across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = 3.0 V to 3.6 V,
unless otherwise specified.
ADS62P45
ADS62P44
ADS62P43
ADS62P42
FS = 125 MSPS
FS = 105 MSPS
FS = 80 MSPS
FS = 65 MSPS
PARAMETER
TEST CONDITIONS
UNIT
MIN
TYP
MAX
MIN
TYP
MAX
MIN
TYP
MAX
MIN
TYP
MAX
Aperture
ta
0.7
1.5
2.5
0.7
1.5
2.5
0.7
1.5
2.5
0.7
1.5
2.5
ns
delay
| ta1 - ta2 | ,
Channel-to-channel
50
within the same
Aperture
device
delay
ps
| ta1 - ta2 | ,
matching
Channel-to-channel
450
across two devices at
same temperature
Aperture
tj
150
fs rms
jitter
from global power
15
50
15
50
15
50
15
50
μs
down
Wake-up
time
from standby
15
50
15
50
15
50
15
50
μs
(to valid
from output
CMOS
100
200
100
200
100
200
100
200
ns
data)
buffer
LVDS
200
500
200
500
200
500
200
500
ns
disable
default, after reset
14
clock cycles
with low latency mode
10
clock cycles
Latency
enabled
with decimation filter
15
clock cycles
enabled
DDR LVDS MODE(4), DRVDD = 3.0 V to 3.6 V
Data valid (6) to
Data setup
tsu
zero-cross of
0.6
1.5
1.0
2.3
2.4
3.8
5.2
ns
time(5)
CLKOUTP
Zero-cross of
Data hold
th
CLKOUTP to data
1.0
2.3
1.0
2.3
1.0
2.3
1.0
2.3
ns
time(5)
becoming invalid(6)
Input clock rising edge
Clock
zero-cross to output
tPDI
propagation
3.5
5.5
7.5
3.5
5.5
7.5
3.5
5.5
7.5
3.5
5.5
7.5
ns
clock rising edge
delay
zero-cross
Duty cycle of
LVDS bit
differential clock,
clock duty
(CLKOUTP-
46% 50%
53%
46% 50%
53%
46%
50%
53% 46%
50%
53%
cycle
CLKOUTM)
10
≤ Fs ≤ 125 MSPS
Rise time measured
from
–50 mV to 50
Data rise
mV
tr
time
Fall time measured
70
100
170
70
100
170
70
100
170
70
100
170
ps
tf
Data fall
from 50 mV to
–50
time
mV
1
≤ Fs ≤ 125 MSPS
Rise time measured
from
–50 mV to 50
Output clock
mV
tCLKRISE
rise time
Fall time measured
70
100
170
70
100
170
70
100
170
70
100
170
ps
tCLKFALL
Output clock
from 50 mV to
–50
fall time
mV
1
≤ Fs ≤ 125 MSPS
(1)
Timing parameters are specified by design and characterization and not tested in production.
(2)
CL is the effective external single-ended load capacitance between each output pin and ground.
(3)
IO refers to the LVDS buffer current setting; RL is the differential load resistance between the LVDS output pair.
(4)
Measurements are done with a transmission line of 100-
characteristic impedance between the device and the load.
(5)
Setup and hold time specifications take into account the effect of jitter on the output data and clock.
(6)
Data valid refers to logic high of +100 mV and logic low of
–100 mV.
8
Copyright
2007–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B5L-MW | CONVERTER MOD DC/DC 28V 100W |
| 16982-5SG-522 | CONN PLUG 5POS CABLE SKT |
| VE-BW4-IV-F1 | CONVERTER MOD DC/DC 48V 150W |
| VE-B5K-MX-F4 | CONVERTER MOD DC/DC 40V 75W |
| PX0735/P | CONN JAM NUT 2POS W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADS62P44IRGCTG4 | 功能描述:模数转换器 - ADC DUAL 14B 105MSPS Para ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS62P44RGC | 制造商:TI 制造商全称:Texas Instruments 功能描述:Dual Channel 14-Bit, 125/105/80/65 MSPS ADC with Parallel CMOS/DDR LVDS outputs |
| ADS62P45 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Dual Channel 14-Bit, 125/105/80/65 MSPS ADC with Parallel CMOS/DDR LVDS outputs |
| ADS62P45_08 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL CHANNEL, 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS |
| ADS62P45EVM | 功能描述:数据转换 IC 开发工具 ADS62P25 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
发布紧急采购，3分钟左右您将得到回复。