- 您现在的位置：买卖IC网 > PDF目录19505 > ADSP-21371KSWZ-2B (Analog Devices Inc)IC DSP 32BIT 266MHZ 208-LQFP PDF资料下载
参数资料
| 型号： | ADSP-21371KSWZ-2B |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/48页 |
| 文件大小： | 0K |
| 描述： | IC DSP 32BIT 266MHZ 208-LQFP |
| 产品培训模块： | SHARC Processor Overview |
| 标准包装： | 1 |
| 系列： | SHARC® |
| 类型： | 浮点 |
| 接口： | DAI，DPI |
| 时钟速率： | 266MHz |
| 非易失内存： | ROM（512 kB） |
| 芯片上RAM： | 128kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.20V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 208-LQFP 裸露焊盘 |
| 供应商设备封装： | 208-LQFP-EP（28x28） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
ADSP-21371
Note the definitions of various clock periods shown in Table 12
which are a function of CLKIN and the appropriate ratio con
trol shown in Table 11.
Table 11. ADSP-21371 CLKOUT and CCLK Clock
Generation Operation
Timing
Requirements
CLKIN
CCLK
Description
Input Clock
Core Clock
Calculation
1/tCK
1/tCCLK
Table 12. Clock Periods
Timing
Requirements
Description1
tCK
CLKIN Clock Period
tCCLK
(Processor) Core Clock Period
tPCLK
(Peripheral) Clock Period = 2 × tCCLK
tSCLK
Serial Port Clock Period = (tPCLK) × SR
tSDCLK
SDRAM Clock Period = (tCCLK) × SDR
tSPICLK
SPI Clock Period = (tPCLLK) × SPIR
1 where:
SR = serial port-to-core clock ratio (wide range, determined by SPORT CLKDIV
bits in DIVx register)
SPIR = SPI-to-Core Clock Ratio (wide range, determined by SPIBAUD register
setting)
SDR=SDRAM-to-Core Clock Ratio (Values determined by bits 20-18 of the
PMCTL register)
Use the exact timing information given. Do not attempt to
derive parameters from the addition or subtraction of others.
While addition or subtraction would yield meaningful results
for an individual device, the values given in this data sheet
reflect statistical variations and worst cases. Consequently, it is
not meaningful to add parameters to derive longer times. See
Figure 36 on Page 44 under Test Conditions for voltage refer
ence levels.
Switching Characteristics specify how the processor changes its
signals. Circuitry external to the processor must be designed for
compatibility with these signal characteristics. Switching char
acteristics describe what the processor will do in a given
circumstance. Use switching characteristics to ensure that any
timing requirement of a device connected to the processor (such
as memory) is satisfied.
Timing Requirements apply to signals that are controlled by cir
cuitry external to the processor, such as the data input for a read
operation. Timing requirements guarantee that the processor
operates correctly with other devices.
Rev. 0
|
Page 18 of 48
|
June 2007
相关PDF资料 |
PDF描述 |
|---|---|
| RCM10DTKN-S288 | CONN EDGECARD 20POS .156 EXTEND |
| ACM36DSXH | CONN EDGECARD 72POS DIP .156 SLD |
| GA355DR7GB153KY02L | CAP CER 0.015UF 250V 10% 2220 |
| RCM10DTKH-S288 | CONN EDGECARD 20POS .156 EXTEND |
| ADSP-BF536BBCZ-4A | IC DSP CTLR 16BIT 182CSPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-21371KSWZ-2B2 | 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor optimized for high performance audio processing |
| ADSP-21371KSWZ-2BX | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-21371KSZ-2A | 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT/40-BIT 266MHZ 266MIPS 208MQFP - Trays |
| ADSP-21371KSZ-2B | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit/40-Bit 266MHz 266MIPS 208-Pin MQFP 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT/40-BIT 266MHZ 266MIPS 208MQFP - Trays |
| ADSP-21371KSZ-2BX | 制造商:Analog Devices 功能描述:DSP SHARC ADSP-21371 - Trays |
发布紧急采购，3分钟左右您将得到回复。