- 您现在的位置：买卖IC网 > PDF目录1899 > ADSP-21469BBCZ-3 (Analog Devices Inc)IC DSP 32/40BIT 400MHZ 324BGA PDF资料下载
参数资料
| 型号： | ADSP-21469BBCZ-3 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 23/72页 |
| 文件大小： | 0K |
| 描述： | IC DSP 32/40BIT 400MHZ 324BGA |
| 产品变化通告： | Pin Function Change 08/Mar/2012 |
| 标准包装： | 1 |
| 系列： | SHARC® |
| 类型： | 浮点 |
| 接口： | DAI，DPI，EBI/EMI，I²C，SCI，SPI，SSP，UART/USART |
| 时钟速率： | 400MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 5Mb |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.05V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 324-BGA，CSPBGA |
| 供应商设备封装： | 324-CSPBGA |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
ADSP-21469
Rev. 0
|
Page 3 of 72
|
June 2010
GENERAL DESCRIPTION
The ADSP-21469 SHARC processor is a member of the SIMD
SHARC family of DSPs that feature Analog Devices’ Super Har-
vard Architecture. The processor is source code compatible with
the ADSP-2126x, ADSP-2136x, ADSP-2137x, and ADSP-2116x
DSPs, as well as with first generation ADSP-2106x SHARC pro-
cessors in SISD (single-instruction, single-data) mode. The
processor is a 32-bit/40-bit floating point processor optimized
for high performance audio applications with its large on-chip
SRAM, multiple internal buses to eliminate I/O bottlenecks, and
an innovative digital applications interface (DAI).
Table 1 shows performance benchmarks for the ADSP-21469
processor, and Table 2 shows the product’s features.
Figure 1 on Page 1 shows the two clock domains that make up
the ADSP-21469 processors. The core clock domain contains
the following features:
Two processing elements (PEx, PEy), each of which com-
prises an ALU, multiplier, shifter, and data register file
Data address generators (DAG1, DAG2)
Program sequencer with instruction cache
One periodic interval timer with pinout
PM and DM buses capable of supporting 2 × 64-bit data
transfers between memory and the core at every core pro-
cessor cycle
On-chip SRAM (5M bit)
On-chip mask-programmable ROM (4M bit)
JTAG test access port for emulation and boundary scan.
The JTAG provides software debug through user break-
points which allows flexible exception handling.
Figure 1 on Page 1 also shows the peripheral clock domain (also
known as the I/O processor) which contains the following
features:
IOD0 (peripheral DMA) and IOD1 (external port DMA)
buses for 32-bit data transfers
Peripheral and external port buses for core connection
External port with an AMI and DDR2 controller
4 units for PWM control
1 MTM unit for internal-to-internal memory transfers
Table 1. Processor Benchmarks
Benchmark Algorithm
Speed
(at 450 MHz)
1024 Point Complex FFT (Radix 4, with Reversal) 20.44
s
FIR Filter (Per Tap)1
1 Assumes two files in multichannel SIMD mode
1.11 ns
IIR Filter (Per Biquad)1
4.43 ns
Matrix Multiply (Pipelined)
[3 × 3] × [3 × 1]
[4 × 4] × [4 × 1]
10.0 ns
17.78 ns
Divide (y/x)
6.67 ns
Inverse Square Root
10.0 ns
Table 2. SHARC Family Features
Feature
ADSP-21469
Maximum Frequency
450 MHz
RAM
5M Bits
ROM
N/A
Audio Decoders in ROM1
No
DTCP Hardware Accelerator2
No
Pulse-Width Modulation
Yes
S/PDIF
Yes
DDR2 Memory Interface
Yes
DDR2 Memory Bus Width
16 Bits
Direct DMA from SPORTs to
External Memory
Yes
FIR, IIR, FFT Accelerator
Yes
MLB Interface
Automotive Models Only
IDP
Yes
Serial Ports
8
DAI (SRU)/DPI (SRU2)
20/14 pins
UART
1
Link Ports
2
AMI Interface with 8-bit Support
Yes
SPI
2
TWI
Yes
SRC Performance
–128 dB
Package
324-ball CSP_BGA
1 Audio decoding algorithms include PCM, Dolby Digital EX, Dolby Pro Logic IIx,
DTS 96/24, Neo:6, DTS ES, MPEG-2 AAC, MP3, and functions like bass
management, delay, speaker equalization, graphic equalization, and more.
Decoder/postprocessor algorithm combination support varies depending upon
the chip version and the system configurations. Please visit www.analog.com for
complete product information and availability.
2 These products contain the Digital Transmission Content Protection protocol, a
proprietary security protocol. Contact your Analog Devices sales office for more
information.
Table 2. SHARC Family Features (Continued)
Feature
ADSP-21469
相关PDF资料 |
PDF描述 |
|---|---|
| ADSP-21479BBCZ-2A | IC DSP SHARC 266MHZ LP 196CSPBGA |
| ADSP-21479KBCZ-3A | IC DSP SHARK 300MHZ 196CSPBGA |
| ADSP-21489BSWZ-3B | IC CCD SIGNAL PROCESSOR 176LQFP |
| ADSP-2171BSTZ-133 | IC DSP CONTROLLER 16BIT 128TQFP |
| ADSP-2181KSZ-160 | IC DSP CONTROLLER 16BIT 128-PQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-21469KBCZ-3 | 功能描述:IC DSP 32/40BIT 400MHZ 324BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-21469KBCZ-4 | 功能描述:IC DSP 32/40BIT 450MHZ 324BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP21469KBCZENG | 制造商:Analog Devices 功能描述: |
| ADSP-21469KBCZ-ENG | 制造商:Analog Devices 功能描述:FXD PT PROC - Trays |
| ADSP-21469KBCZ-X | 制造商:Analog Devices 功能描述:FXD PT PROC - Trays |
发布紧急采购，3分钟左右您将得到回复。