- 您现在的位置：买卖IC网 > PDF目录19388 > ADSP-BF537BBCZ-5B (Analog Devices Inc)IC DSP CTLR 16BIT 208CSPBGA PDF资料下载
参数资料
| 型号： | ADSP-BF537BBCZ-5B |
| 厂商： | Analog Devices Inc |
| 文件页数： | 66/68页 |
| 文件大小： | 0K |
| 描述： | IC DSP CTLR 16BIT 208CSPBGA |
| 产品培训模块： | Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services |
| 标准包装： | 1 |
| 系列： | Blackfin® |
| 类型： | 定点 |
| 接口： | CAN，SPI，SSP，TWI，UART |
| 时钟速率： | 500MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 132kB |
| 电压 - 输入/输出： | 2.50V，3.30V |
| 电压 - 核心： | 1.26V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 208-LFBGA，CSPBGA |
| 供应商设备封装： | 208-CSPBGA |
| 包装： | 托盘 |
| 配用： | ADZS-BF537-ASKIT-ND - BOARD EVAL SKIT ADSP-BF537 ADZS-BFAUDIO-EZEXT-ND - BOARD EVAL AUDIO BLACKFIN ADZS-BF537-EZLITE-ND - BOARD EVAL ADSP-BF537 ADZS-BFAV-EZEXT-ND - BOARD DAUGHT ADSP-BF533,37,61KIT ADZS-BF537-STAMP-ND - SYSTEM DEV FOR ADSP-BF537 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页当前第66页第67页第68页
Rev. J
|
Page 7 of 68
|
February 2014
Core Event Controller (CEC)
The CEC supports nine general-purpose interrupts (IVG15–7),
in addition to the dedicated interrupt and exception events. Of
these general-purpose interrupts, the two lowest priority
interrupts (IVG15–14) are recommended to be reserved for
software interrupt handlers, leaving seven prioritized interrupt
inputs to support the peripherals of the Blackfin processor.
Table 2 describes the inputs to the CEC, identifies their names
in the event vector table (EVT), and lists their priorities.
System Interrupt Controller (SIC)
The system interrupt controller provides the mapping and rout-
ing of events from the many peripheral interrupt sources to the
prioritized general-purpose interrupt inputs of the CEC.
Although the processor provides a default mapping, the user
can alter the mappings and priorities of interrupt events by writ-
ing the appropriate values into the interrupt assignment
registers (IAR). Table 3 describes the inputs into the SIC and the
default mappings into the CEC.
Table 2. Core Event Controller (CEC)
Priority
(0 Is Highest)
Event Class
EVT Entry
0Emulation/Test Control
EMU
1Reset
RST
2
Nonmaskable Interrupt
NMI
3Exception
EVX
4Reserved
—
5
Hardware Error
IVHW
6
Core Timer
IVTMR
7
General-Purpose Interrupt 7
IVG7
8
General-Purpose Interrupt 8
IVG8
9
General-Purpose Interrupt 9
IVG9
10
General-Purpose Interrupt 10
IVG10
11
General-Purpose Interrupt 11
IVG11
12
General-Purpose Interrupt 12
IVG12
13
General-Purpose Interrupt 13
IVG13
14
General-Purpose Interrupt 14
IVG14
15
General-Purpose Interrupt 15
IVG15
Table 3. System Interrupt Controller (SIC)
Peripheral Interrupt Event
Default
Mapping
Peripheral
Interrupt ID
PLL Wakeup
IVG7
0
DMA Error (Generic)
IVG7
1
DMAR0 Block Interrupt
IVG7
1
DMAR1 Block Interrupt
IVG7
1
DMAR0 Overflow Error
IVG7
1
DMAR1 Overflow Error
IVG7
1
CAN Error
IVG7
2
Ethernet Error (ADSP-BF536 and
ADSP-BF537 only)
IVG7
2
SPORT 0 Error
IVG7
2
SPORT 1 Error
IVG7
2
PPI Error
IVG7
2
SPI Error
IVG7
2
UART0 Error
IVG7
2
UART1 Error
IVG7
2
Real-Time Clock
IVG8
3
DMA Channel 0 (PPI)
IVG8
4
DMA Channel 3 (SPORT 0 Rx)
IVG9
5
DMA Channel 4 (SPORT 0 Tx)
IVG9
6
DMA Channel 5 (SPORT 1 Rx)
IVG9
7
DMA Channel 6 (SPORT 1 Tx)
IVG9
8
TWI
IVG10
9
DMA Channel 7 (SPI)
IVG10
10
DMA Channel 8 (UART0 Rx)
IVG10
11
DMA Channel 9 (UART0 Tx)
IVG10
12
DMA Channel 10 (UART1 Rx)
IVG10
13
DMA Channel 11 (UART1 Tx)
IVG10
14
CAN Rx
IVG11
15
CAN Tx
IVG11
16
DMA Channel 1 (Ethernet Rx,
ADSP-BF536 and ADSP-BF537 only)
IVG11
17
Port H Interrupt A
IVG11
17
DMA Channel 2 (Ethernet Tx,
ADSP-BF536 and ADSP-BF537 only)
IVG11
18
Port H Interrupt B
IVG11
18
Timer 0
IVG12
19
Timer 1
IVG12
20
Timer 2
IVG12
21
Timer 3
IVG12
22
Timer 4
IVG12
23
Timer 5
IVG12
24
Timer 6
IVG12
25
Timer 7
IVG12
26
Port F, G Interrupt A
IVG12
27
Port G Interrupt B
IVG12
28
相关PDF资料 |
PDF描述 |
|---|---|
| ADSP-BF534YBCZ-4B | IC DSP CTLR 16BIT 400MHZ 208-CSP |
| ADSP-21488BSWZ-3A | IC DSP 3MBIT 400MHZ 100LQFP |
| ADSP-BF544MBBCZ-5M | IC DSP 16BIT 533MHZ MDDR 400CBGA |
| SWS600L-5 | POWER SUPPLY 5V 120A SGL OUTPUT |
| ADSP-BF544BBCZ-5A | IC DSP 16BIT 533MHZ 400CSBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-BF537BBCZ-5BV | 功能描述:IC DSP CTLR 16BIT 208CSPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:Blackfin® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-BF537BBCZ5BVX | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-BF537BBCZ-5BX | 制造商:Analog Devices 功能描述:208-MEG PB FREE SPARSE - Trays |
| ADSP-BF537KBC-6A | 制造商:Analog Devices 功能描述:DSP FIX PT 16BIT 600MHZ 600MIPS 182CSPBGA - Trays |
| ADSP-BF537KBCZ-6A | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 600MHz 600MIPS 182-Pin CSP-BGA 制造商:Analog Devices 功能描述:Digital Signal Processor IC |
发布紧急采购，3分钟左右您将得到回复。