- 您现在的位置：买卖IC网 > PDF目录165354 > ADSP-TS101SKB2250X (ANALOG DEVICES INC) 64-BIT, 125 MHz, OTHER DSP, PBGA484 PDF资料下载
参数资料
| 型号： | ADSP-TS101SKB2250X |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 64-BIT, 125 MHz, OTHER DSP, PBGA484 |
| 封装： | 19 X 19 MM, METRIC, PLASTIC, BGA-484 |
| 文件页数： | 4/42页 |
| 文件大小： | 774K |
| 代理商： | ADSP-TS101SKB2250X |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
For current information contact Analog Devices at 800/262-5643
ADSP-TS101S
February 2002
This information applies to a product under development. Its characteristics and specifications are subject to change with-
out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
12
REV. PrE
PRELIMINARY TECHNICAL DATA
Design-for-Emulation Circuit Information
For details on target board design issues including: single
processor connections, multiprocessor scan chains, signal buff-
ering, signal termination, and emulator pod logic, see the EE-68:
Analog Devices JTAG Emulation Technical Reference on the Analog
Devices website—use site search on “EE-68”
(www.analog.com). This document is updated regularly to keep
pace with improvements to emulator support.
Additional Information
This data sheet provides a general overview of the ADSP-
TS101S’s architecture and functionality. For detailed informa-
tion on the ADSP-TS101S’s core architecture and instruction
set, see the TigerSHARC DSP Hardware Specification and the
TigerSHARC DSP Instruction Set Specification. For detailed infor-
mation on the development tools for this processor, see the
VisualDSP++ User’s Guide and Reference for the ADSP-TS101S
TigerSHARC DSP.
PIN FUNCTION DESCRIPTIONS
While most of the ADSP-TS101S’s input pins are normally syn-
chronous—tied to a specific clock—a few are asynchronous. For
these asynchronous signals, an on-chip synchronization circuit
prevents metastability problems. The AC specification for asyn-
chronous signals is used only when having predictable cycle-by-
cycle behavior is required.
The output pins can be three-stated during normal operation.
The DSP three-states all outputs during reset, allowing these pins
to get to their internal pullup or pulldown state. Some output
pins (control signals) have a pullup or pulldown that maintain a
known value during transitions between different drivers.
Figure 9. JTAG Pod Connector Keep-Out Area
0.10"
0.15"
Table 3. Pin Definitions—Clocks and Reset
Signal
Type
Description
LCLK_N
I
LCLK_P
I
Local Clock Input. DSP clock input. The instruction cycle rate = n
× LCLK, where n
is user-programmable to 2, 2.5, 3, 3.5, 4, 5, or 6. For more information, see Clock
LCLKRAT2–0
1
I (pd)
LCLK Ratio. The DSP’s core clock (instruction cycle rate) = n
× LCLK, where n is
user-programmable to 2, 2.5, 3, 3.5, 4, 5, or 6 as shown in Table 4. These pins must
have a constant value while the DSP is powered.
SCLK_N
I
SCLK_P
I
System Clock Input. The DSP’s system input clock for cluster bus. This pin must be
connected to the same clock source as LCLK_P. For more information, see Clock
SCLKFREQ2
I (pu)
SCLK Frequency. Indicates the SCLK frequency range to the SCLK deskew PLL.
When SCLKFREQ = 0, SCLK =< 50 MHz. When SCLKFREQ = 1, SCLK =>
50 MHz (default). This pin must have a constant value while the DSP is powered.
RESET
I/A
Reset. Sets the DSP to a known state and causes program to be in idle state.
RESET
must be asserted a specified time according to the type of reset operation. For details,
A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pulldown 100 k
; pu = internal pullup 100 k; T = Three-State
1 The internal 100 k
internal pulldown may not be sufficient depending on system noise and/or leakage. A stronger pulldown may be necessary.
2 The internal 100 k
internal pullup may not be sufficient depending on system noise and/or leakage. A stronger pullup may be necessary.
相关PDF资料 |
PDF描述 |
|---|---|
| ADT70GR-REEL7 | ANALOG TEMP SENSOR-VOLTAGE, 2.49-2.51V, 1Cel, RECTANGULAR, SURFACE MOUNT |
| ADT7462ACPZ-500RL7 | DIGITAL TEMP SENSOR-SERIAL, 8BIT(s), 4Cel, SQUARE, SURFACE MOUNT |
| ADTSM66SV | KEYPAD SWITCH, SPST, MOMENTARY-TACTILE, 0.05A, 12VDC, 3.92 N, SURFACE MOUNT-STRAIGHT |
| ADTS644N/KV | KEYPAD SWITCH, SPST, MOMENTARY-TACTILE, 0.05A, 12VDC, 1.57 N, THROUGH HOLE-STRAIGHT |
| ADTSM648N/KV | KEYPAD SWITCH, SPST, MOMENTARY-TACTILE, 0.05A, 12VDC, 1.57 N, SURFACE MOUNT-STRAIGHT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-TS201SABP-050 | 功能描述:IC PROCESSOR 500MHZ 576BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:TigerSHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-TS201SABP-060 | 功能描述:IC PROCESSOR 600MHZ 576BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:TigerSHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-TS201SABP-10X | 制造商:Analog Devices 功能描述: |
| ADSP-TS201SABP-15X | 制造商:Analog Devices 功能描述: |
| ADSP-TS201SABP-ENG | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。