参数资料
型号: ADUC7021BCPZ62-RL
厂商: Analog Devices Inc
文件页数: 53/104页
文件大小: 0K
描述: IC MCU 12BIT 1MSPS UART 40-LFCSP
标准包装: 2,500
系列: MicroConverter® ADuC7xxx
核心处理器: ARM7
芯体尺寸: 16/32-位
速度: 44MHz
连通性: EBI/EMI,I²C,SPI,UART/USART
外围设备: PLA,PWM,PSM,温度传感器,WDT
输入/输出数: 13
程序存储器容量: 64KB(32K x 16)
程序存储器类型: 闪存
RAM 容量: 2K x 32
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 3.6 V
数据转换器: A/D 8x12b,D/A 2x12b
振荡器型: 内部
工作温度: -40°C ~ 125°C
封装/外壳: 40-VFQFN 裸露焊盘,CSP
包装: 带卷 (TR)
ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Rev. F | Page 52 of 104
SECURITY
The 62 kB of Flash/EE memory available to the user can be read
and write protected.
Bit 31 of the FEEPRO/FEEHIDE MMR (see Table 42) protects
the 62 kB from being read through JTAG programming mode.
The other 31 bits of this register protect writing to the flash
memory. Each bit protects four pages, that is, 2 kB. Write
protection is activated for all types of access.
Three Levels of Protection
Protection can be set and removed by writing directly into
FEEHIDE MMR. This protection does not remain after reset.
Protection can be set by writing into the FEEPRO MMR. It
takes effect only after a save protection command (0x0C)
and a reset. The FEEPRO MMR is protected by a key to
avoid direct access. The key is saved once and must be
entered again to modify FEEPRO. A mass erase sets the
key back to 0xFFFF but also erases all the user code.
Flash can be permanently protected by using the FEEPRO
MMR and a particular value of key: 0xDEADDEAD.
Entering the key again to modify the FEEPRO register
is not allowed.
Sequence to Write the Key
1. Write the bit in FEEPRO corresponding to the page to be
protected.
2. Enable key protection by setting Bit 6 of FEEMOD (Bit 5
must equal 0).
3. Write a 32-bit key in FEEADR and FEEDAT.
4. Run the write key command 0x0C in FEECON; wait for
the read to be successful by monitoring FEESTA.
5. Reset the part.
To remove or modify the protection, the same sequence is used
with a modified value of FEEPRO. If the key chosen is the value
0xDEAD, the memory protection cannot be removed. Only a mass
erase unprotects the part, but it also erases all user code.
The sequence to write the key is illustrated in the following
example (this protects writing Page 4 to Page 7 of the Flash):
FEEPRO=0xFFFFFFFD;
//Protect pages 4 to 7
FEEMOD=0x48;
//Write key enable
FEEADR=0x1234;
//16 bit key value
FEEDAT=0x5678;
//16 bit key value
FEECON= 0x0C;
// Write key command
The same sequence should be followed to protect the part
permanently with FEEADR = 0xDEAD and FEEDAT = 0xDEAD.
FLASH/EE CONTROL INTERFACE
Serial and JTAG programming use the Flash/EE control interface,
which includes the eight MMRs outlined in this section.
Table 31. FEESTA Register
Name
Address
Default Value
Access
FEESTA
0xFFFFF800
0x20
R
FEESTA is a read-only register that reflects the status of the
flash control interface as described in Table 32.
Table 32. FEESTA MMR Bit Designations
Bit
Description
15:6
Reserved.
5
Reserved.
4
Reserved.
3
Flash interrupt status bit. Set automatically when an
interrupt occurs, that is, when a command is complete
and the Flash/EE interrupt enable bit in the FEEMOD
register is set. Cleared when reading the FEESTA register.
2
Flash/EE controller busy. Set automatically when the
controller is busy. Cleared automatically when the
controller is not busy.
1
Command fail. Set automatically when a command
completes unsuccessfully. Cleared automatically when
reading the FEESTA register.
0
Command pass. Set by the MicroConverter when a
command completes successfully. Cleared automatic-
ally when reading the FEESTA register.
Table 33. FEEMOD Register
Name
Address
Default Value
Access
FEEMOD
0xFFFFF804
0x0000
R/W
FEEMOD sets the operating mode of the flash control interface.
Table 34 shows FEEMOD MMR bit designations.
Table 34. FEEMOD MMR Bit Designations
Bit
Description
15:9
Reserved.
8
Reserved. This bit should always be set to 0.
7:5
Reserved. These bits should always be set to 0 except
when writing keys. See the Sequence to Write the Key
section.
4
Flash/EE interrupt enable. Set by user to enable the
Flash/EE interrupt. The interrupt occurs when a
command is complete. Cleared by user to disable
the Flash/EE interrupt.
3
Erase/write command protection. Set by user to
enable the erase and write commands. Cleared to
protect the Flash against the erase/write command.
2:0
Reserved. These bits should always be set to 0.
相关PDF资料
PDF描述
VI-J30-IW-F1 CONVERTER MOD DC/DC 5V 100W
ADUC7021BCPZ62I-RL IC MCU 12BIT 1MSPS I2C 40-LFCSP
VI-B3X-IX-F4 CONVERTER MOD DC/DC 5.2V 75W
VE-BTJ-IX CONVERTER MOD DC/DC 36V 75W
VE-BTH-IX CONVERTER MOD DC/DC 52V 75W
相关代理商/技术参数
参数描述
ADUC7021BCPZ62-RL7 功能描述:IC MCU 12BIT 1MSPS UART 40-LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA,UART/USART 外围设备:欠压检测/复位,LED,POR,PWM,WDT 输入/输出数:16 程序存储器容量:4KB(4K x 8) 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC(0.295",7.50mm 宽) 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND
ADUC7022 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7022ACP32 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays
ADUC7022ACPZ32 制造商:Analog Devices 功能描述:MCU 32BIT RISC 32KB FLASH 3.3V 40LFCSP EP - Trays
ADUC7022BCP32 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays