收藏本站
参数资料
型号： ADUC7021BCPZ62-RL
厂商： Analog Devices Inc
文件页数： 75/104页
文件大小： 0K
描述： IC MCU 12BIT 1MSPS UART 40-LFCSP
标准包装： 2,500
系列： MicroConverter® ADuC7xxx
核心处理器： ARM7
芯体尺寸： 16/32-位
速度： 44MHz
连通性： EBI/EMI，I²C，SPI，UART/USART
外围设备： PLA，PWM，PSM，温度传感器，WDT
输入/输出数： 13
程序存储器容量： 64KB（32K x 16）
程序存储器类型： 闪存
RAM 容量： 2K x 32
电压 - 电源 (Vcc/Vdd)： 2.7 V ~ 3.6 V
数据转换器： A/D 8x12b，D/A 2x12b
振荡器型： 内部
工作温度： -40°C ~ 125°C
封装/外壳： 40-VFQFN 裸露焊盘，CSP
包装： 带卷 (TR)
ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Rev. F | Page 72 of 104
Table 99. COMDIV1 Register
Name
Address
Default Value
Access
COMDIV1
0xFFFF0704
0x00
R/W
COMDIV1 is a divisor latch (high byte) register.
Table 100. COMIID0 Register
Name
Address
Default Value
Access
COMIID0
0xFFFF0708
0x01
R
COMIID0 is the interrupt identification register.
Table 101. COMIID0 MMR Bit Descriptions
Bit 2:1
Status Bits
Bit 0
NINT
Priority
Definition
Clearing
Operation
00
1
N/A
No interrupt
N/A
11
0
1 (Highest)
Receive line
status
interrupt
Read
COMSTA0
10
0
2
Receive
buffer full
interrupt
Read
COMRX
01
0
3
Transmit
buffer
empty
interrupt
Write data to
COMTX or
read
COMIID0
00
0
4 (Lowest)
Modem
status
interrupt
Read
COMSTA1
Table 102. COMCON0 Register
Name
Address
Default Value
Access
COMCON0
0xFFFF070C
0x00
R/W
COMCON0 is the line control register.
Table 103. COMCON0 MMR Bit Descriptions
Bit
Name
Description
7
DLAB
Divisor latch access. Set by user to enable access
to the COMDIV0 and COMDIV1 registers. Cleared
by user to disable access to COMDIV0 and
COMDIV1 and enable access to COMRX and
COMTX.
6
BRK
Set break. Set by user to force SOUT to 0. Cleared
to operate in normal mode.
5
SP
Stick parity. Set by user to force parity to defined
values: 1 if EPS = 1 and PEN = 1,
0 if EPS = 0 and PEN = 1.
4
EPS
Even parity select bit. Set for even parity. Cleared
for odd parity.
3
PEN
Parity enable bit. Set by user to transmit and
check the parity bit. Cleared by user for no parity
transmission or checking.
2
STOP
Stop bit. Set by user to transmit 1.5 stop bits if the
word length is five bits or 2 stop bits if the word
length is six bits, seven bits, or eight bits. The
receiver checks the first stop bit only, regardless
of the number of stop bits selected. Cleared by user
to generate 1 stop bit in the transmitted data.
1:0
WLS
Word length select:
00 = five bits, 01 = six bits, 10 = seven bits,
11 = eight bits.
Table 104. COMCON1 Register
Name
Address
Default Value
Access
COMCON1
0xFFFF0710
0x00
R/W
COMCON1 is the modem control register.
Table 105. COMCON1 MMR Bit Descriptions
Bit
Name
Description
7:5
Reserved.
4
LOOPBACK
Loopback. Set by user to enable loopback
mode. In loopback mode, SOUT (see Table 78)
is forced high. The modem signals are also
directly connected to the status inputs (RTS
to CTS and DTR to DSR). Cleared by user to
be in normal mode.
3
PEN
Parity enable bit. Set by user to transmit and
check the parity bit. Cleared by user for no
parity transmission or checking.
2
STOP
Stop bit. Set by user to transmit 1.5 stop bits
if the word length is five bits, or 2 stop bits if
the word length is six bits, seven bits, or
eight bits. The receiver checks the first stop
bit only, regardless of the number of stop bits
selected. Cleared by user to generate 1 stop
bit in the transmitted data.
1
RTS
Request to send. Set by user to force the RTS
output to 0. Cleared by user to force the RTS
output to 1.
0
DTR
Data terminal ready. Set by user to force the
DTR output to 0. Cleared by user to force the
DTR output to 1.
Table 106. COMSTA0 Register
Name
Address
Default Value
Access
COMSTA0
0xFFFF0714
0x60
R
COMSTA0 is the line status register.
Table 107. COMSTA0 MMR Bit Descriptions
Bit
Name
Description
7
Reserved.
6
TEMT
COMTX and shift register empty status bit. Set
automatically if COMTX and shift register are
empty. Cleared automatically when writing to
COMTX.
5
THRE
COMTX empty. Set automatically if COMTX is
empty. Cleared automatically when writing to
COMTX.
4
BI
Break error. Set when SIN is held low for more than
the maximum word length. Cleared automatically.
3
FE
Framing error. Set when an invalid stop bit occurs.
Cleared automatically.
2
PE
Parity error. Set when a parity error occurs.
Cleared automatically.
1
OE
Overrun error. Set automatically if data is over-
written before being read. Cleared automatically.
0
DR
Data ready. Set automatically when COMRX is full.
Cleared by reading COMRX.
相关PDF资料
PDF描述
VI-J30-IW-F1 CONVERTER MOD DC/DC 5V 100W
ADUC7021BCPZ62I-RL IC MCU 12BIT 1MSPS I2C 40-LFCSP
VI-B3X-IX-F4 CONVERTER MOD DC/DC 5.2V 75W
VE-BTJ-IX CONVERTER MOD DC/DC 36V 75W
VE-BTH-IX CONVERTER MOD DC/DC 52V 75W
相关代理商/技术参数
参数描述
ADUC7021BCPZ62-RL7 功能描述:IC MCU 12BIT 1MSPS UART 40-LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND
ADUC7022 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7022ACP32 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays
ADUC7022ACPZ32 制造商:Analog Devices 功能描述:MCU 32BIT RISC 32KB FLASH 3.3V 40LFCSP EP - Trays
ADUC7022BCP32 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*