收藏本站
参数资料
型号： ADUC848BSZ8-3
厂商： Analog Devices Inc
文件页数： 12/108页
文件大小： 0K
描述： IC MCU FLASH W/16BIT ADC 52MQFP
标准包装： 96
系列： MicroConverter® ADuC8xx
核心处理器： 8052
芯体尺寸： 8-位
速度： 12.58MHz
连通性： I²C，SPI，UART/USART
外围设备： POR，PSM，PWM，温度传感器，WDT
输入/输出数： 34
程序存储器容量： 8KB（8K x 8）
程序存储器类型： 闪存
EEPROM 大小： 4K x 8
RAM 容量： 2.25K x 8
电压 - 电源 (Vcc/Vdd)： 2.7 V ~ 3.6 V
数据转换器： A/D 10x16b; D/A 1x12b，2x16b
振荡器型： 内部
工作温度： -40°C ~ 125°C
封装/外壳： 52-QFP
包装： 托盘
Data Sheet
ADuC845/ADuC847/ADuC848
Rev. C | Page 11 of 108
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
52 51 50 49 48
43 42 41 40
47 46 45 44
14 15 16 17 18 19 20 21 22 23 24 25 26
1
2
3
4
5
6
7
8
9
10
11
13
12
PIN 1
IDENTIFIER
TOP VIEW
(Not to Scale)
39
38
37
36
35
34
33
32
31
30
29
28
27
P0.7/AD7
P0.6/AD6
P0.5/AD5
P0.4/AD4
DV
DD
DGND
P0.3/AD3
P0.2/AD2
P0.1/AD1
P0.0/AD0
ALE
PSEN
EA
DAC
RESET
P3.0/RxD
P3.1/TxD
P3.2/INT0
P3.3/INT1
DV
DD
P3.4/T0
P3.5/T1
P3.6/WR
P3.7/RD
SCLOCK
(I
2
C)
P1.0/AIN1
P1.1/AIN2
P1.2/AIN3/REFIN2+
P1.3/AIN4/REFIN2–
AVDD
AGND
REFIN–
REFIN+
P1.4/AIN5
P1.5/AIN6
P1.6/AIN7/IEXC1
P1.7/AIN8/IEXC2
AINCOM/DAC
P2.7/PWMCLK
P2.6/PWM1
P2.5/PWM0
P2.4/T2EX
DGND
DVDD
XTAL2
XTAL1
P2.3/SS/T2
P2.2/MISO
P2.1/MOSI
P2.0/SCLOCK (SPI)
SDATA
DGND
04741-002
ADuC845/ADuC847/ADuC848
Figure 2. 52-Lead MQFP Pin Configuration
04741-
003
P1.1/AIN2
P1.2/AIN3/REFIN2+
P1.3/AIN4/REFIN2–
AGND
AVDD
AGND
REFIN–
REFIN+
P1.4/AIN5
P1.5/AIN6
P1.6/AIN7/IEXC1
P1.7/AIN8/IEXC2
AINCOM/DAC
DAC
AI
N9
AI
N10
R
ESET
P
3.
0/
RxD
P
3.
1/
T
xD
P
3
.2
/IN
T0
P
3
.3
/IN
T1
DV
DD
DG
ND
P
3
.4
/T0
P
3
.5
/T1
P
3.
6/
W
R
P
3.
7/
RD
S
CL
K
(
I2
C)
P2.7/PWMCLK
P2.6/PWM1
P2.5/PWM0
P2.4/T2EX
DGND
DVDD
XTAL1
P2.3/SS/T2
P2.2/MISO
P2.1/MOSI
P2.0/SCLOCK (SPI)
SDATA
P
1.
0/
AI
N1
P
0.
7/
AD7
P
0.
6/
AD6
P
0.
5/
AD5
P
0.
4/
AD4
DV
DD
DG
ND
P
0.
3/
AD3
P
0.
2/
AD2
P
0.
1/
AD1
P
0.
0/
AD0
AL
E
PSEN
EA
14
1
2
3
4
5
6
7
8
9
10
11
13
12
15
16
17
18
19
20
21
22
23
24
25
26
27
28
42
41
40
39
38
37
36
35
34
33
32
31
30
29
43
45
46
47
48
49
50
51
52
53
54
55
56
44
XTAL2
TOP VIEW
(Not to Scale)
ADuC845/ADuC847/
ADuC848
NOTES
1. THE EXPOSED PADDLE MUST BE LEFT UNCONNECTED.
Figure 3. 56-Lead LFCSP Pin Configuration
Table 3. Pin Function Descriptions
Pin No:
52-MQFP
Pin No:
56-LFCSP
Mnemonic
Type1
Description
1
56
P1.0/AIN1
I
By power-on default, P1.0/AIN1 is configured as the AIN1 analog input.
AIN1 can be used as a pseudo differential input when used with AINCOM or as
the positive input of a fully differential pair when used with AIN2.
P1.0 has no digital output driver. It can function as a digital input for which 0
must be written to the port bit. As a digital input, this pin must be driven high
or low externally.
2
1
P1.1/AIN2
I
On power-on default, P1.1/AIN2 is configured as the AIN2 analog input.
AIN2 can be used as a pseudo differential input when used with AINCOM or as
the negative input of a fully differential pair when used with AIN1.
P1.1 has no digital output driver. It can function as a digital input for which 0
must be written to the port bit. As a digital input, this pin must be driven high
or low externally.
3
2
P1.2/AIN3/REFIN2+
I
On power-on default, P1.2/AIN3 is configured as the AIN3 analog input.
AIN3 can be used as a pseudo differential input when used with AINCOM or as
the positive input of a fully differential pair when used with AIN4.
P1.2 has no digital output driver. It can function as a digital input for which 0
must be written to the port bit. As a digital input, this pin must be driven high
or low externally. This pin also functions as a second external differential
reference input, positive terminal.
4
3
P1.3/AIN4/REFIN2
I
On power-on default, P1.3/AIN4 is configured as the AIN4 analog input.
AIN4 can be used as a pseudo differential input when used with AINCOM or as
the negative input of a fully differential pair when used with AIN3.
P1.3 has no digital output driver. It can function as a digital input for which 0
must be written to the port bit. As a digital input, this pin must be driven high
or low externally. This pin also functions as a second external differential
reference input, negative terminal.
5
4
AVDD
S
Analog Supply Voltage.
6
5
AGND
S
Analog Ground.
---
6
AGND
S
A second analog ground is provided with the LFCSP version only.
7
REFIN
I
External Differential Reference Input, Negative Terminal.
8
REFIN+
I
External Differential Reference Input, Positive Terminal.
Footnotes at end of table.
相关PDF资料
PDF描述
ADUC7020BCPZ62I-RL IC MCU 12BIT 1MSPS I2C 40-LFCSP
ATXMEGA256A3B-MHR IC MCU 8BIT 256KB FLASH 64VQFN
ATXMEGA256A3B-AUR IC MCU 8BIT 256KB FLASH 64TQFP
VE-B33-IX-F2 CONVERTER MOD DC/DC 24V 75W
VE-B33-IW-F4 CONVERTER MOD DC/DC 24V 100W
相关代理商/技术参数
参数描述
ADUC848BSZ8-5 功能描述:IC MCU FLASH W/16BIT ADC 52MQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 标准包装:250 系列:LPC11Uxx 核心处理器:ARM? Cortex?-M0 芯体尺寸:32-位 速度:50MHz 连通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外围设备:欠压检测/复位，POR，WDT 输入/输出数:40 程序存储器容量:96KB（96K x 8） 程序存储器类型:闪存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):1.8 V ~ 3.6 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:48-LQFP 包装:托盘 其它名称:568-9587
AD-UCFS-JRN-SPRD 功能描述:PRD LIC UCFS JOURNAL CCES 1 PRD RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
AD-UCFS-MJRN-SP 功能描述:PRD LIC UCFS JOURNAL MAIN 1 PRD RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
AD-UCFS-MNT-SP 功能描述:PRD LIC UCFS CORE MAIN 1 PRD RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
AD-UCFS-SPRD 功能描述:PRD LIC UCFS CORE CCES 1 PROD RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*