参数资料
| 型号： | ADV601LCJSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/44页 |
| 文件大小： | 0K |
| 描述： | IC CODEC VIDEO DSP/SRL 120LQFP |
| 标准包装： | 1 |
| 类型： | 视频编解码器 |
| 数据接口： | DSP，串行 |
| 分辨率（位）： | 8 b |
| 三角积分调变： | 无 |
| 电压 - 电源，模拟： | 4.5 V ~ 5.5 V |
| 电压 - 电源，数字： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 120-LQFP |
| 供应商设备封装： | 120-LQFP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
ADV601LC
–18–
REV. 0
Host Interface Pins
(Continued)
Name
Pins
I/O
Description
ACK
1
O
Host Acknowledge. The ADV601LC acknowledges completion of a Host Interface
access by asserting this pin. Most Host Interface accesses (other than the com-
pressed data register access) result in ACK being held high for at least one wait
cycle, but some exceptions to that rule are as follows:
A full FIFO during decode operations causes the ADV601LC to de-assert
(drive HI) the ACK pin, holding off further writes of compressed data until
the FIFO has one available location.
An empty FIFO during encode operations causes the ADV601LC to de-assert
(drive HI) the ACK pin, holding off further reads until one location is filled.
FIFO_SRQ
1
O
FIFO Service Request. This pin is an active high signal indicating that the FIFO
needs to be serviced by the host. (see FIFO Control register). The state of this pin
also appears in the Interrupt Mask/Status register. Use the interrupt mask to assert a
Host interrupt (HIRQ pin) based on the state of the FIFO_SRQ pin. This pin oper-
ates as follows:
LO No FIFO Service Request condition (FIFOSRQ bit LO)
HI FIFO needs service is nearly full (encode) or nearly empty (decode)
During encode, FIFO_SRQ is LO when the SWR bit is cleared (0) and goes HI
when the FIFO is nearly full (see FIFO Control register).
During decode, FIFO_SRQ is HI when the SWR bit is cleared (0), because FIFO
is empty, and goes LO when the FIFO is filled beyond the nearly empty condition
(see FIFO Control register).
STATS_R
1
O
Statistics Ready. This pin indicates the Wavelet Statistics (contents of Sum of
Squares, Sum of Value, MIN Value, MAX Value registers) have been updated and
are ready for the Bin Width calculator to read them from the host interface. The
frequency of this interrupt will be equal to the field rate. The state of this pin also
appears in the Interrupt Mask/Status register. Use the interrupt mask to assert a
Host interrupt (HIRQ pin) based on the state of the STATS_R pin. This pin oper-
ates as follows:
LO No Statistics Ready condition (STATSR bit LO)
HI Statistics Ready for BW calculator (STATSR bit HI)
LCODE
1
O
Last Compressed Data (for field). This bit indicates the last compressed data word
for field will be retrieved from the FIFO on the next read from the host bus. The
frequency of this interrupt is similar to the field rate, but varies depending on
compression and host response. The state of this pin also appears in the Interrupt
Mask/Status register. Use the interrupt mask to assert a Host interrupt (HIRQ pin)
based on the state of the LCODE pin. This pin operates as follows:
LO No Last Code condition (LCODE bit LO)
HI Last data word for field has been read from FIFO (LCODE bit HI)
HIRQ
1
O
Host Interrupt Request. This pin indicates an interrupt request to the Host. The
Interrupt Mask/Status register can select conditions for this interrupt based on any
or all of the following: FIFOSTP, FIFOSRQ, FIFOERR, LCODE, STATR or
CCIR-656 unrecoverable error. Note that the polarity of the HIRQ pin can be
modified using the Mode Control register.
RESET
1
I
ADV601LC Chip Reset. Asserting this pin returns all registers to reset state. Note
that the ADV601LC must be reset at least once after power-up with this active low
signal input. For more information on reset, see the SWR bit description.
Power Supply Pins
Name
Pins
I/O
Description
GND
16
I
Ground
VDD
13
I
+5 V dc Digital Power
相关PDF资料 |
PDF描述 |
|---|---|
| ADV611JSTZ | IC CCTV DGTL VIDEO CODEC 120LQFP |
| ADV7120KPZ30 | IC DAC VIDEO 3CH 30MHZ 44PLCC |
| ADV7125WBCPZ170 | IC DAC VIDEO 3-CH 330MHZ 48VFQFN |
| ADV7171KSZ-REEL | IC DAC VIDEO ENC NTSC 44-MQFP |
| ADV7172KSTZ-REEL | IC DAC VIDEO NTSC 6-CH 48-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADV601LCJSTZRL | 功能描述:IC CODEC VIDEO DSP/SRL 120LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| ADV601LC-VIDEOPIPE | 制造商:Analog Devices 功能描述:TOOLS:DEVELOPMENT BOARDS H/W 制造商:Analog Devices 功能描述:EVALUATION BOARD ((NS)) |
| ADV601XS | 制造商:Analog Devices 功能描述: |
| ADV611 | 制造商:AD 制造商全称:Analog Devices 功能描述:CLOSED CIRCUIT TV DIGITAL VIDEO CODEC |
| ADV611JST | 制造商:Analog Devices 功能描述:Video Compression 120-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:CLOSED CIRCUIT TV VIDEO CODEC - TQFP PKG - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。