参数资料
| 型号： | ADV601LCJSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/44页 |
| 文件大小： | 0K |
| 描述： | IC CODEC VIDEO DSP/SRL 120LQFP |
| 标准包装： | 1 |
| 类型： | 视频编解码器 |
| 数据接口： | DSP，串行 |
| 分辨率（位）： | 8 b |
| 三角积分调变： | 无 |
| 电压 - 电源，模拟： | 4.5 V ~ 5.5 V |
| 电压 - 电源，数字： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 120-LQFP |
| 供应商设备封装： | 120-LQFP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
ADV601LC
–17–
REV. 0
DRAM Interface Pins
Name
Pins
I/O
Description
DDAT[15:0]
16
I/O
DRAM Data Bus. The ADV601LC uses these pins for 16-bit data read/write
operations to the external 256K
× 16-bit DRAM. (The operation of the DRAM
interface is fully automatic and controlled by internal functionality of the
ADV601LC.) These pins are compatible with 30 pF loads.
DADR[8:0]
9
O
DRAM Address Bus. The ADV601LC uses these pins to form the multiplexed
row/column address lines to the external DRAM. (The operation of the DRAM
interface is fully automatic and controlled by internal functionality of the
ADV601LC.) These pins are compatible with 30 pF loads.
RAS
1
O
DRAM Row Address Strobe. This pin is compatible with 30 pF loads.
CAS
1
O
DRAM Column Address Strobe. This pin is compatible with 30 pF loads.
WE
1
O
DRAM Write Enable. This pin is compatible with 30 pF loads.
Note that the ADV601LC does not have a DRAM OE pin. Tie the DRAM’s
OE pin to ground.
Host Interface Pins
Name
Pins
I/O
Description
DATA[31:0]
32
I/O
Host Data Bus. These pins make up a 32-bit wide host data bus. The host
controls this asynchronous bus with the WR, RD, BE, and CS pins to commu-
nicate with the ADV601LC. These pins are compatible with 30 pF loads.
ADR[1:0]
2
I
Host DWord Address Bus. These two address pins let you address the
ADV601LC’s four directly addressable host interface registers. For an illustra-
tion of how this addressing works, see the Control and Write Register Map
figure and Status and Read Register Map figure. The ADR bits permit register
addressing as follows:
ADR1
ADR0
DWord
Address Byte Address
0
0x00
0
1
0x04
1
0
2
0x08
1
3
0x0C
BE0–BE3
2
I
Host Word Enable pins. These two input pins select the words that the
ADV601LC’s direct and indirect registers access through the Host Interface;
BE0–BE1 access the least significant word, and BE2–BE3 access the most
significant word. For a 32-bit interface only, tie these pins to ground, making
all words available.
Some important notes for 16-bit interfaces are as follows:
When using these byte enable pins, the byte order is always the lowest byte
to the higher bytes.
The ADV601LC advances to the next 32-bit compressed data FIFO location
after the BE2–BE3 pin is asserted then de-asserted (when accessing the Com-
pressed Data register); so the FIFO location only advances when and if the
host reads or writes the MSW of a FIFO location.
The ADV601LC advances to the next 16-bit indirect register after the BE0–BE1
pin is asserted then de-asserted; so the register selection only advances when
and if the host reads or writes the MSW of a 16-bit indirect register.
CS
1
I
Host Chip Select. This pin operates as follows:
LO Qualifies Host Interface control signals
HI Three-states DATA[31:0] pins
WR
1
I
Host Write. Host register writes occur on the rising edge of this signal.
RD
1
I
Host Read. Host register reads occur on the low true level of this signal.
相关PDF资料 |
PDF描述 |
|---|---|
| ADV611JSTZ | IC CCTV DGTL VIDEO CODEC 120LQFP |
| ADV7120KPZ30 | IC DAC VIDEO 3CH 30MHZ 44PLCC |
| ADV7125WBCPZ170 | IC DAC VIDEO 3-CH 330MHZ 48VFQFN |
| ADV7171KSZ-REEL | IC DAC VIDEO ENC NTSC 44-MQFP |
| ADV7172KSTZ-REEL | IC DAC VIDEO NTSC 6-CH 48-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADV601LCJSTZRL | 功能描述:IC CODEC VIDEO DSP/SRL 120LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| ADV601LC-VIDEOPIPE | 制造商:Analog Devices 功能描述:TOOLS:DEVELOPMENT BOARDS H/W 制造商:Analog Devices 功能描述:EVALUATION BOARD ((NS)) |
| ADV601XS | 制造商:Analog Devices 功能描述: |
| ADV611 | 制造商:AD 制造商全称:Analog Devices 功能描述:CLOSED CIRCUIT TV DIGITAL VIDEO CODEC |
| ADV611JST | 制造商:Analog Devices 功能描述:Video Compression 120-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:CLOSED CIRCUIT TV VIDEO CODEC - TQFP PKG - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。