参数资料
型号: AFE7222IRGCR
厂商: Texas Instruments
文件页数: 46/106页
文件大小: 0K
描述: IC AFE 12BIT 65/130MSPS 64VQFN
标准包装: 2,000
位数: 12
通道数: 4
功率(瓦特): 610mW
电压 - 电源,模拟: 2.85 V ~ 3.6 V
电压 - 电源,数字: 1.7 V ~ 1.9 V
封装/外壳: 64-VFQFN 裸露焊盘
供应商设备封装: 64-VQFN 裸露焊盘(9x9)
包装: 带卷 (TR)
SLOS711B – NOVEMBER 2011 – REVISED MARCH 2012
5.3
CHIP CONTROL REGISTERS
Register Name – CONFIG107 – Address 0x000, Default = 0x00
<7>
<6>
<5>
<4>
<3>
<2>
<1>
<0>
SOFTWARE_RESET
SOFTWARE_RESET:-Register bit to reset the device. Once set, the bit generates a reset pulse, which
resets all the register bits including itself.
Register Name – CONFIG108 – Address 0x207, Default = 0x00
<7>
<6>
<5>
<4>
<3>
<2>
<1>
<0>
REG_PDNFRM_REG
REG_PDN_FAST
REG_PDN_GBL
REG_PDNQ
REG_PDNI
REG_PDN_RX
REG_PDN_TX
REG_PDN_FRM_REG : Specifies whether the PDN control is through PIN or register bit. When cleared,
PDN pin is used as the master control.
For all the below power down modes to work, either set REG_PDN_FRM_REG or pull PDN pin to ‘High’.
REG_PDN_FAST : When REG_PDN_FRM_REG is low, this bit configures the PDN pin for fast
powerdown control. When REG_PDN_FRM_REG is high, this bit directly controls the fast powerdown
mode. When set, it power downs both transmitter and receiver but keeps certain blocks like reference
circuitry active. Also the Rx output clock is still active. This mode can be used where fast wake up times
are required.
REG_PDN_GBL : When REG_PDN_FRM_REG is low, this bit configures the PDN pin for global
powerdown control. When REG_PDN_FRM_REG is high, this bit directly controls the global powerdown
mode. When set, it powers down almost all circuitry inside the chip. Thus this mode can be used when
lowest power is desired. The wakeup times in this mode are much higher than in the fast powerdown
mode.
REG_PDNQ : Power downs Q channel of both transmitter and reciever.
REG_PDNI : Power down I channel of both transmitter and reciever.
REG_PDN_RX : Power downs reciever i.e both the ADC’s. Clock path is still active.
REG_PDN_TX : Power downs transmitter i.e both the DAC’s.
REG_PDN_FRM_REG has a similar role to play for the above modes (REG_PDNQ, REG_PDNI,
REG_PDN_RX, REG_PDN_TX). When REG_PDN_FRM_REG is low, it configures the PDN pin to the
function of the bit that is set. When REG_PDN_FRM_REG is high, the set bit directly controls the
described powerdown mode.
At 20 MHz Fs, the typical power consumption in different modes are as follows:
CURRENT ON 1.8 V SUPPLY
CURRENT ON 3 V SUPPLY
CONDITION
(mA)
Normal
63
58
Global Power down (REG_PDN_GBL = 1)
2.4
3
Fast power down (REG_PDN_FAST = 1)
25
13
Rx_power down (REG_PDN_RX = 1)
27
58
Tx power down (REG_PDN_TX = 1)
62
13
Both Rx and Tx (REG_PDN_TX = 1, REG_PDN_RX = 1)
25
13
Register Name – CONFIG109 – Address 0x208, Default = 0x00
<7>
<6>
<5>
<4>
<3>
<2>
<1>
<0>
REG_PDNI_TX
REG_PDNQ_TX
REG_PDNI_RX
REG_PDNQ_RX
MODE_LP_CMOS
REG_SINGLE
44
REGISTER DESCRIPTIONS
Copyright 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): AFE7222 AFE7225
相关PDF资料
PDF描述
JKXFD0G07MSSDPGR CONN PLUG 7POS CABLE PIN SLD
VE-B3W-IV CONVERTER MOD DC/DC 5.5V 150W
VE-B3T-IV CONVERTER MOD DC/DC 6.5V 150W
VI-J3L-MY-F2 CONVERTER MOD DC/DC 28V 50W
VI-B6V-MX-F1 CONVERTER MOD DC/DC 5.8V 75W
相关代理商/技术参数
参数描述
AFE7222IRGCT 功能描述:射频前端 Dual 12B,65MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 类型: 工作频率:2.4 GHz, 5 GHz 最大数据速率:54 Mbps 噪声系数: 工作电源电压:3.3 V 电源电流:180 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-32
AFE7225 制造商:TI 制造商全称:Texas Instruments 功能描述:Analog Front End Wideband Mixed-Signal Transceiver
AFE7225EVM 功能描述:射频开发工具 AFE7225 Eval Mod RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
AFE7225IRGC25 功能描述:射频前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 类型: 工作频率:2.4 GHz, 5 GHz 最大数据速率:54 Mbps 噪声系数: 工作电源电压:3.3 V 电源电流:180 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-32
AFE7225IRGCR 功能描述:射频前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 类型: 工作频率:2.4 GHz, 5 GHz 最大数据速率:54 Mbps 噪声系数: 工作电源电压:3.3 V 电源电流:180 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-32